

DUAL 128-BIT STATIC SHIFT REGISTER (128X2)
DUAL 132-BIT STATIC SHIFT REGISTER (132X2)

2521
2522

2521-N • 2522-N

DESCRIPTION


The 2521 128-bit and the 2522 132-bit recirculating static shift registers consist of enhancement mode p-channel silicon gate MOS devices integrated on a single monolithic chip.

TRUTH TABLE


RECIRCULATE	INPUT	FUNCTION
0	0	Recirculate
0	1	Recirculate
1	0	"0" is written
1	1	"1" is written

"0" = 0V, "1" = +5V.

PIN CONFIGURATION



BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS¹

PARAMETER	RATING	UNIT
T_A Temperature range ²		$^{\circ}\text{C}$
Operating	0 to 70	
T_{STG} Storage	-65 to 150	
P_D Power dissipation at $T_A = 70^{\circ}\text{C}$	535	mW
Data and clock input voltages and supply voltages with respect to V_{CC}	0.3 to -20	V

DC ELECTRICAL CHARACTERISTICS $T_A = 0^\circ\text{C to } 70^\circ\text{C}$; $V_{CC} = 5\text{V} \pm 5\%$, $V_{GG} = -12\text{V} \pm 5\%$ unless otherwise specified

PARAMETER	TEST CONDITIONS	LIMITS			UNIT
		Min	Typ	Max	
V_{IL} Input voltage ³ Low				0.6	V
V_{IH} High		3.4		5.3	
V_{ILC} Clock low				0.6	
V_{IHC} Clock high		3.4		5.3	
V_{OL} Output voltage Low	$I_{OL} = 1.6\text{mA}$ $I_{OH} = 100\mu\text{A}$			0.5	V
V_{OH} High					
I_{LI} Input load current	$V_{IN} = 5.5\text{V}$, $T_A = 25^\circ\text{C}$		10	500	nA
I_{LC} Clock leakage current	$V_{ILC} = \text{GND}$, $T_A = 25^\circ\text{C}$		10	500	nA
I_{GG} Supply current	Continuous operation, $T_A = 25^\circ\text{C}$, $f = 1.5\text{MHz}$		28	32	mA
Capacitance	At 1MHz, $V_{AC} = 25\text{mV p-p}$				pF
C_{IN} Input	$V_{IN} = V_{CC}$			5	
C_ϕ Clock	$V_\phi = V_{CC}$			5	

AC ELECTRICAL CHARACTERISTICS $V_{CC} = 5\text{V} \pm 5\%$, $V_{GG} = -12\text{V} \pm 5\%$, $T_A = 0^\circ\text{C to } 70^\circ\text{C}$

PARAMETER	TO	FROM	TEST CONDITIONS	LIMITS			UNIT
				Min	Typ	Max	
Freq. Clock rep rate				dc		1.5	MHz
$t_{\phi PW}$ Pulse width Clock			See timing diagram note	.350	.100	100	μs
$t_{\bar{\phi} PW}$ Clock				.200		dc	μs
$t_{R,T}$ Clock pulse transition ²						1	μs
t_{DS} Setup and hold time Setup time	Write Clock	Data Data		75			ns
t_{DH} Hold time				70			
t_{RS} Setup ² t_{RH} Hold ²	ϕ in high Recirculate	Recirculate ϕ in high		50			
t_A Delay time ²	Data	ϕ in high			250	350	ns

NOTES

- Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied.
- For operating at elevated temperatures the device must be derated based on a +150°C maximum junction temperature and a thermal resistance of 150°C/W junction to ambient.
- Guaranteed input levels are stated for worst case conditions including a $\pm 5\%$ variation in V_{CC} and a temperature variation of 0°C to +70°C. Actual input requirements with respect to V_{CC} are $V_{IH} = V_{CC} - 1.85\text{V}$ and $V_{IL} = V_{CC} - 4.15\text{V}$.
- All inputs are protected against static charge.
- Parameters are valid over operating temperature range unless specified.
- All voltage measurements are referenced to ground.
- Manufacturer reserving the right to make design and process changes and improvements.
- Typical values are at +25°C and typical supply voltages.

TIMING DIAGRAM

