

**DESCRIPTION**

The 2532 static shift register consists of enhancement mode p-channel silicon gate MOS devices integrated on a single monolithic chip. Each of the four 80-bit registers is provided with an independent input, push-pull output and recirculation control. The single phase clock is common to all 4 registers. All inputs and outputs including the clock interface directly with TTL or DTL circuits without external components.

Data is entered when the clock is at a logic high. Data is shifted when the clock goes low. When the recirculate control is at a


logic high, data recirculates and is continuously available at the output, data input is inhibited. When the recirculate control is at a logic low, data is entered.

**TRUTH TABLE**


RECIRCULATE	FUNCTION	INPUT
0	"0" is written	0
0	"1" is written	1
1	Recirculate	0
1	Recirculate	1

"0" = 0V, "1" = +5V

**PIN CONFIGURATION**



**BLOCK DIAGRAM**



**ABSOLUTE MAXIMUM RATINGS<sup>1</sup>**

PARAMETER	RATING	UNIT
$T_A$ Temperature range		$^{\circ}C$
$T_{STG}$ Operating <sup>2</sup>	0 to 70	
Storage	-65 to 150	
$P_D$ Power dissipation at $T_A = 70^{\circ}C$	640	mW
Data and clock input voltages and supply voltages with respect to $V_{CC}$	+0.3 to -20	V

**DC ELECTRICAL CHARACTERISTICS**  $T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$ ,  $V_{CC} = 5\text{V} \pm 5\%$ ,  $V_{GG} = -12\text{V} \pm 5\%$  unless otherwise specified.

PARAMETER	TEST CONDITIONS	LIMITS			UNIT
		Min	Typ	Max	
$V_{IL}$ $V_{IH}$ $V_{ILC}$ $V_{IHC}$	Input voltage <sup>3</sup> Low High Clock low Clock high			0.6 5.3 0.6 5.3	V
$V_{OL}$ $V_{OH}$	Output voltage Low High	$I_{OL} = 1.6\text{mA}$ $I_{OH} = 100\mu\text{A}$		0.5	V
$I_{GG}$ $I_{CC}$	Supply current	Continuous operation, $f = 1.5\text{MHz}$ , $T_A = 25^\circ\text{C}$ , Outputs open	6 12	10 20	mA
$I_{LI}$ $I_{LC}$	Input load current Clock leakage current	$V_{IN} = 5.5\text{V}$ , $T_A = -25^\circ\text{C}$ $V_{ILC} = 0\text{V}$ , $T_A = 25^\circ\text{C}$	10 10	500 500	nA nA
$C_{IN}$ $C_\phi$	Capacitance Input Clock	At 1MHz, $V_{AC} = 25\text{mV p-p}$ $V_{IN} = V_{CC}$ $V_\phi = V_{CC}$		5 5	pF

**AC ELECTRICAL CHARACTERISTICS**  $T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$ ,  $V_{CC} = 5\text{V} \pm 5\%$ ,  $V_{GG} = -12\text{V} \pm 5\%$ ,  
Input rise and fall times = 10ns, Output load = 1TTL gate

PARAMETER	TO	FROM	TEST CONDITIONS	LIMITS			UNIT
				Min	Typ	Max	
Freq. Clock rep rate			See timing diagram	dc	3.0	1.5	MHz
$t_{\phi PW}$ $t_{\bar{\phi} PW}$				0.33 0.33		100 dc	$\mu\text{s}$
$t_{R,TF}$						5	$\mu\text{s}$
$t_{DS}$ $t_{DH}$		$\phi_{in}$ Data in	Data in $\phi_{in}$	120 70			ns
$t_{RS}$ $t_{RH}$		$\phi_{in}$ Recirculate	Recirculate $\phi_{in}$	150 70			ns
$t_A$		Data out	Clock			400	ns

NOTES

- Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or at any other condition above those indicated in the operational sections of this specification is not implied.
- For operating at elevated temperatures the device must be derated based on a  $150^\circ\text{C}$  maximum junction temperature and a thermal resistance of  $125^\circ\text{C/W}$  junction to ambient.
- Guaranteed input levels are stated for worst case conditions including a  $\pm 5\%$  variation in  $V_{CC}$  and a temperature variation of  $0^\circ\text{C}$  to  $+70^\circ\text{C}$ . Actual input requirements with respect to  $V_{CC}$  are  $V_{IH} = V_{CC} - 1.85\text{V}$  and  $V_{IL} = V_{CC} - 4.15\text{V}$ .
- All inputs are protected against static charge.
- Parameters are valid over operating temperature range unless specified.
- All voltage measurements are referenced to ground.
- Manufacturer reserves the right to make design and process changes and improvements.
- Typical values are at  $+25^\circ\text{C}$  and typical supply voltages.

TIMING DIAGRAM

