

54FCT/74FCT843A • 54FCT/74FCT843B

9-Bit Transparent Latch

General Description

The 'FCT843A/B bus interface latch is designed to eliminate the extra packages required to buffer existing latches and provide extra data width for wider address/data paths.

FACT™ FCTA/B utilizes NSC quiet series technology to provide improved quiet output switching and dynamic threshold performance.


FACT FCTA features GTO™ output control and undershoot corrector in addition to a split ground bus for superior performance.

FACT FCTB features an undershoot corrector in addition to a split ground bus for superior performance.

Features


- NSC 54FCT/74FCT843A/B is pin and functionally equivalent to IDT 54FCT/74FCT843A/B
- High Speed parallel latches
- Buffered common latch enable, clear and preset inputs
- Input clamp diodes to limit bus reflections
- TTL/CMOS input and output level compatible
- $I_{OL} = 48 \text{ mA (Com)}, 32 \text{ mA (Mil)}$
- CMOS power levels
- 4 kV minimum ESD immunity
- Military Product compliant to MIL-STD 883

Logic Symbols



TL/F/10682-1


| Pin Names | Description |
|--------------------------------|---------------|
| D ₀ -D ₇ | Data Inputs |
| O ₀ -O ₇ | Data Outputs |
| OE | Output Enable |
| LE | Latch Enable |
| CLR | Clear |
| PRE | Preset |



TL/F/10682-4


Connection Diagrams

Pin Assignment for DIP, Flatpak and SOIC



TL/F/10682-2

Pin Assignment for LCC



TL/F/10682-3