54H/74H106

DUAL JK EDGE-TRIGGERED FLIP-FLOP

(With Separate Sets, Clear and Clocks)

DESCRIPTION — The '106 is a high speed JK negative edge-triggered flipflop. It features individual J, K, clock and asynchronous set and clear inputs to each flip-flop. When the clock goes HIGH, the inputs are enabled and data will be accepted. The logic state of J and K inputs may be allowed to change when the clock pulse is in a HIGH state and the bistable will perform according to the Truth Table as long as minimum setup times are observed. Input data is transferred to the outputs on the falling edge of the clock pulse.

TRUTH TABLE

IN	PUTS	OUTPUT		
(@ t _n	@ tn + 1		
J	K	œ		
L	L	Q _n		
L	L	н		
Н	Н	\overline{Q}_n		

Asynchronous Inputs:

LOW input to \overline{S}_D sets Q to HIGH level LOW input to \overline{C}_D sets Q to LOW level Clear and Set are independent of clock Simultaneous LOW on \overline{C}_D and \overline{S}_D makes both Q and \overline{Q} HIGH


t_n = Bit time before clock pulse. t_{n+1} = Bit time after clock pulse. H = HIGH Voltage Level

H = HIGH Voltage Level L = LOW Voltage Level


ORDERING CODE: See Section 9

	PIN	COMMERCIAL GRADE	MILITARY GRADE	PKG	
PKGS	OUT	$V_{CC} = +5.0 \text{ V } \pm 5\%,$ $T_A = 0^{\circ}\text{C to } +70^{\circ}\text{C}$	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ}\text{ C} \text{ to } +125^{\circ}\text{ C}$	TYPE	
Plastic DIP (P)	Α	74H106PC		9B	
Ceramic DIP (D)	Α	74H106DC	54H106DM	6B	
Flatpak (F)	A	74H106FC	54H106FM	4L	

CONNECTION DIAGRAM PINOUT A



LOGIC SYMBOL




V_{CC} = Pin 5 GND = Pin 13

INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	54/74H (U.L.) HIGH/LOW
J ₁ , J ₂ , K ₁ , K ₂	Data Inputs	1.25/1.25
CP ₁ , CP ₂	Clock Pulse Inputs (Active Falling Edge)	0*/3.0
CD1, CD2	Direct Clear Inputs (Active LOW)	2.5/1.25
S _{D1} , S _{D2}	Direct Set Inputs (Active LOW)	2.5/1.25
Q_1 , Q_2 , \overline{Q}_1 , \overline{Q}_2	Outputs	12.5/12.5

*CP Sourcing Current, see DC Characteristics Table



DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	54/74H		UNITS	CONDITIONS
		Min	Max	0.0	00.1.2
liн	Input HIGH Current at \overline{CP}_n	0	-1.0	mA	V _{CC} = Max, V _{CP} = 2.4 V
lcc	Power Supply Current		76	mA	V _{CC} = Max, V _{CP} = 0 V

AC CHARACTERISTICS: $V_{CC} = +5.0 \text{ V}$, $T_A = +25^{\circ}\text{C}$ (See Section 3 for waveforms and load configurations)

SYMBOL		54/74H C _L = 25 pF R _L = 280 Ω		UNITS	CONDITIONS
	PARAMETER				
		Min	Max	1	
fmax	Maximum Clock Frequency	40		MHz	Figs. 3-1, 3-9
tpLH tpHL	Propagation Delay CP _n to Q _n or Q̄ _n		15 20	ns	Figs. 3-1, 3-9
tPLH tPHL	Propagation Delay CDn or SDn to Qn or Qn		12 20	ns	V _{CP} ≥ 2.0 V Figs. 3-1, 3-10
t _{PLH}	Propagation Delay CDn or SDn to Qn or Qn		12 35	ns	V _{CP} ≤ 0.8 V Figs. 3-1, 3-10

AC OPERATING REQUIREMENTS: $V_{CC} = +5.0 \text{ V}$, $T_A = +25^{\circ} \text{ C}$

SYMBOL	PARAMETER	54/74H		UNITS	CONDITIONS
		Min	Max		CONDITIONS
t _s (H) t _s (L)	Setup Time Jn or Kn to CPn	10 13		ns	Fig. 3-7
th (H) th (L)	Hold Time J _n or K _n to $\overline{\mathbb{CP}}_n$	0		ns	
tw (H) tw (L)	CP _n Pulse Width	10 15		ns	Fig. 3-9
t _w (L)	CDn or SDn Pulse Width LOW	16		ns	Fig. 3-10