

54/74174 54S/74S174 54LS/74LS174

HEX D FLIP-FLOP

DESCRIPTION — The '174 is a high speed hex D flip-flop. The device is used primarily as a 6-bit edge-triggered storage register. The information on the D inputs is transferred to storage during the LOW-to-HIGH clock transition. The device has a Master Reset to simultaneously clear all flip-flops.

- EDGE-TRIGGERED D-TYPE INPUTS
- BUFFERED POSITIVE EDGE-TRIGGERED CLOCK
- ASYNCHRONOUS COMMON RESET

ORDERING CODE: See Section 9

	PIN	COMMERCIAL GRADE	MILITARY GRADE	PKG	
PKGS	ουτ	$V_{CC} = +5.0 V \pm 5\%,$ $T_A = 0^{\circ}C \text{ to } +70^{\circ}C$	TYPE		
Plastic DIP (P)	A	74174PC, 74S174PC, 74LS174PC		9B	
Ceramic DIP (D)	A	74174DC, 74S174DC, 74LS174DC	54174DM, 54S174DM, 54LS174DM	6B	
Flatpak (F)	А	74174FC, 74S174FC, 74LS174FC	54174FM, 54S174FM, 54LS174FM	4L	

INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PIN NAMES	PIN NAMES DESCRIPTION		54/74S (U.L.) HIGH/LOW	54/74LS (U.L.) HIGH/LOW	
$D_0 - D_5$ CP MR $Q_0 - Q_5$	Data Inputs Clock Pulse Input (Active Rising Edge) Master Reset Input (Active LOW) Flip-Flop Outputs	1.0/1.0 1.0/1.0 1.0/1.0 20/10	1.25/1.25 1.25/1.25 1.25/1.25 25/12.5	0.5/0.25 0.5/0.25 0.5/0.25 10/5.0 (2.5)	
				(2.5)	



FUNCTIONAL DESCRIPTION - The '174 consists of six edge-triggered D flip-flops with individual D inputs and Q outputs. The Clock (CP) and Master Reset (MR) are common to all flip-flops. Each D input's state is transferred to the corresponding flip-flop's output following the LOW-to-HIGH Clock (CP) transition. A LOW input to the Master Reset (MR) will force all outputs LOW independent of Clock or Data inputs. The '174 is useful for applications where the true output only is required and the Clock and Master Reset are common to all storage elements.

INPUTS	OUTPUTS
@ t _n , MR = H	@ t _n + 1
Dn	Qn
н	н
L	L

TRUTH TABLE

tn = Bit time before positive-going clock transition

tn + 1 = Bit time after positive-going clock transition

H = HIGH Voltage Level L = LOW Voltage Level

LOGIC DIAGRAM



174

<u>174</u>

DC CHAR	ACTERISTICS OVER OPERATING	TEMP	ERATU	JRE R	ANGE	(unles	s othei	wise spec	cified)
SYMBOL		54/74		54/74S		54/74LS		LINITS	CONDITIONS
			Max	Min	Max	Min	Max	0.0.70	CONDITIONS
lcc	Power Supply Current		65		144		26	mA	V _{CC} = Max D _n = MR = 4.5 V CP = _
	ACTERISTICS: $V_{CC} = +5.0 \text{ V}, \text{ T}_{A} =$	+25° C	(See S	Section	n 3 for	wavef	orms a	nd load c	onfigurations)
		54/74		54/74S		54/74LS			
SYMBOL	PARAMETER	CL = RL =	15 pF 400 Ω	CL = RL =	15 pF 280 Ω	CL =	15 pF	UNITS	CONDITIONS
		Min	Max	Min	Max	Min	Max		
f _{max}	Maximum Clock Frequency	25		75		30		MHz	Figs. 3-1, 3-8
tPLH tPHL	Propagation Delay CP to Q _n		30 35		12 17		25 22	ns	Figs. 3-1, 3-8
tрнL	Propagation Delay MR to Qn		35		22		35	ns	Figs. 3-1, 3-16
1								·	

AC OPERATING REQUIREMENTS: $V_{CC} = +5.0 \text{ V}, \text{ T}_{A} = +25^{\circ} \text{ C}$

SYMBOL	PARAMETER		54/74		54/74S		4LS		CONDITIONS
			Max	Min	Max	Min	Max		
t _s (H) t _s (L)	Setup Time HIGH or LOW D_n to CP	20 20		5.0 5.0		10 10		ns	Fig. 3-6
t _h (H) t _h (L)	Hold Time HIGH or LOW D_n to CP	5.0 5.0		3.0 3.0		5.0 5.0		ns	
t _w (H)	CP Pulse Width HIGH	20		7.0		18		ns	Fig. 3-8
t _w (L)	MR Pulse Width LOW	20		7.0		18		ns	Fig. 3-16
t _{rec}	Recovery Time MR to CP	25		5.0		12		ns	