SCAS381 – D3199, AUGUST 1988 – REVISED APRIL 1993

 Internal Look-Ahead Circuitry for Fast Counting 	DW OR N PACKAGE (TOP VIEW)
 Carry Output for N-Bit Cascading 	
 Fully Synchronous Operation for Counting 	
Synchronously Programmable	Q_{B} $\begin{bmatrix} 3 \\ 3 \end{bmatrix}$ $\begin{bmatrix} 18 \\ 8 \end{bmatrix}$ A
• Flow-Through Architecture Optimizes PCB	GND 🛛 4 17 🗋 B
Layout	$GND \begin{bmatrix} 5 & 16 \end{bmatrix} V_{CC}$
 Center-Pin V_{CC} and GND Configurations 	$\begin{array}{c c} GND & I & I \\ OND & I & I \\ OND & OND & OND & OND \\ OND & OND & OND & OND \\ OND & OND & OND & OND & OND \\ OND & OND & OND & OND & OND \\ OND & OND & OND & OND & OND \\ OND & OND & OND & OND & OND \\ OND & OND & OND & OND & OND \\ OND & OND & OND & OND & OND \\ OND & OND & OND & OND \\ OND & OND & OND & OND & OND \\ OND & OND & OND & OND \\ OND & OND & OND & OND & OND \\ OND & OND & OND & OND \\ OND & OND & OND & OND & OND \\ OND & OND & OND & OND & OND \\ OND & OND & OND & OND & OND \\ OND & OND & OND & OND & OND & OND \\ OND & OND & OND & OND & OND \\ OND & OND & OND & OND & OND & OND \\ OND & OND & OND & OND & OND \\ OND & OND & OND & OND & OND \\ OND & OND & OND & OND & OND \\ OND & OND & OND & OND & OND & OND & OND \\ OND & OND & OND & OND \\ OND & ON$
Minimize High-Speed Switching Noise	
 EPIC ™ (Enhanced-Performance Implanted 	Q _C [] 8 13 [] D Q _D [] 9 12 [] ENP
CMOS) 1-µm Process	$\frac{Q}{LOAD}$ 10 11 ENT
 500-mA Typical Latch-Up Immunity at 125°C 	f f
Package Options Include Plastic	

description

Small-Outline Packages and Standard

Plastic 300-mil DIPs

This synchronous, presettable 4-bit decade counter features an internal carry look-ahead circuitry for application in high-speed counting designs. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when so instructed by the count-enable inputs and internal gating. This mode of operation eliminates the output counting spikes that are normally associated with asynchronous (ripple-clock) counters; however, counting spikes may occur on the ripple-carry (RCO) output. A buffered clock (CLK) input triggers the four flip-flops on the rising (positive-going) edge of the clock-input waveform.

These counters are fully programmable in that they may be preset to any number between 0 and 9. As presetting is synchronous, setting up a low level at the load (\overline{LOAD}) input disables the counter and causes the outputs to agree with the setup data after the next clock pulse regardless of the levels of the enable inputs.

If one of these decade counters is preset to a number between 10 and 15 or assumes such an invalid state when power is applied, it progresses to the normal sequence within two counts as shown in the state diagram.

The clear function for the 74AC11162 is synchronous, and a low level at the clear ($\overline{\text{CLR}}$) input drives all four of the flip-flop outputs low after the next low-to-high transition of the clock regardless of the levels on the count-enable (ENP and ENT) inputs. This synchronous clear allows the count length to be modified easily by decoding the Q outputs for the maximum count desired. The active-low output of the gate used for decoding is connected to the clear input to synchronously clear the counter to 0000 (LLLL on the Q outputs).

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




SCAS381 - D3199, AUGUST 1988 - REVISED APRIL 1993

description (continued)


The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications without additional gating. Instrumental in accomplishing this function are two count-enable (ENP and ENT) inputs and a ripple-carry (RCO) output. Both ENP and ENT must be high to count, and ENT is fed foward to enable RCO. RCO thus enabled produces a high-level pulse while the count is 9 (HLLH). This high-level overflow ripple-carry pulse can be used to enable successive cascaded stages. Transitions at the ENP or ENT inputs are allowed regardless of the level of the clock input.

These counters feature fully independent clock circuits. Changes at control inputs (ENP, ENT, or LOAD) that modify the operating mode have no effect on the contents of the counter until clocking occurs. The function of the counter (whether enabled, disabled, loading, or counting) is dictated solely by the conditions meeting the setup and hold times.

The 74AC11162 is characterized for operation from -40° C to 85° C.




logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.



SCAS381 - D3199, AUGUST 1988 - REVISED APRIL 1993




logic diagram (positive logic)

[†] For the sake of simplicity, the routing of the complementary signals LD and CK is not shown on this overall logic diagram. The uses of these signals are shown on the logic diagram of the D/T flip-flops.




SCAS381 - D3199, AUGUST 1988 - REVISED APRIL 1993

logic symbol



logic diagram, each D/T flip-flop (positive logic)



[†] The origins of the signals \overline{LD} and \overline{CK} are shown in the logic diagram of the overall device.




SCAS381 - D3199, AUGUST 1988 - REVISED APRIL 1993

output sequence

Illustrated below is the following sequence:

- 1. Clear outputs to zero
- 2. Preset to BCD seven
- 3. Count to eight, nine (RCO high), zero, one, two, and three
- 4. Inhibit



[†]Counting is inhibited if either or both of ENT and ENP are low.



SCAS381 - D3199, AUGUST 1988 - REVISED APRIL 1993

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC}	–0.5 V to 7 V
Input voltage range, V _I (see Note 1)	$\dots \dots $
Output voltage range, V _O (see Note 1)	$\dots \dots $
Input clamp current, I _{IK} (V _I < 0 or V _I > V _{CC})	±20 mA
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$)	±50 mA
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$	±50 mA
Continuous current through V _{CC} or GND pins	±125 mA
Storage temperature range	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

			MIN	NOM	MAX	UNIT
VCC			3	5	5.5	V
		$V_{CC} = 3 V$	2.1			
Vін		$V_{CC} = 4.5 V$	3.15			V
		$V_{CC} = 4.5 V$	3.85			
	Low-level input voltage	$V_{CC} = 3 V$			0.9	
VIL		$V_{CC} = 4.5 V$			1.35	V
		$V_{CC} = 4.5 V$			1.65	
VI	Input voltage	-	0		VCC	V
Vo	Output voltage		0		VCC	V
		$V_{CC} = 3 V$			- 4	
ЮН	High-level output current	$V_{CC} = 4.5 V$			- 24	V
		$V_{CC} = 4.5 V$			- 24	
		V _{CC} = 3 V			12	
IOL	Low-level output current	$V_{CC} = 4.5 V$			24	V
		V _{CC} = 4.5 V			24]
dt/dv	Input transition rise or fall rate	•	0		10	ns/V
TA	Operating free-air temperature		- 40		85	°C

recommended operating conditions (see Note 2)

NOTE 2: Unused or floating inputs must be held high or low.



SCAS381 - D3199, AUGUST 1988 - REVISED APRIL 1993

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

		Vcc	T/	A = 25°C	;			
PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	MIN	MAX	UNIT
		3 V	2.9			2.9		
	I _{OH} = - 50 μA	4.5 V	4.4			4.4		
		5.5 V	5.4			5.4		
VOH	$I_{OH} = -4 \text{ mA}$	3 V	2.58			2.48		V
		4.5 V	3.94			3.8		
	I _{OL} = - 24 mA		4.94			4.8		
	$I_{OH} = -75 \text{ mA}^{\dagger}$	5.5 V				3.85		
	I _{OL} = 50 μA	3 V			0.1		0.1	
		4.5 V			0.1		0.1	
		5.5 V			0.1		0.1	
VOL	I _{OL} = 12 mA	3 V			0.36		0.44	V
	1	4.5 V			0.36		0.44	
	I _{OL} = 24 mA				0.36		0.44	
	$I_{OL} = 75 \text{ mA}^{\dagger}$	5.5 V					1.65	
lj	$V_I = V_{CC}$ or GND	5.5 V			±0.1		±1	μΑ
ICC	$V_{I} = V_{CC} \text{ or GND}, \qquad I_{O} = 0$	5.5 V			8		80	μΑ
Ci	$V_I = V_{CC}$ or GND	5 V		3.5				pF

[†] Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

timing requirements, V_CC = 3.3 V \pm 0.3 V (see Figure 1)

			T _A = 2	T _A = 25°C			
			MIN	MAX	MIN	MAX	UNIT
fclock	Clock frequency		0	66	0	66	MHz
tw	Pulse duration	CLK low or high	7.5		7.5		ns
	Setup time before CLK1	A, B, C, D	6		6		
		LOAD	6		6		ns
t _{su}		ENT, ENP	7.5		7.5		
		CLR low or high	7.5		7.5		
t _h	Hold time, all synchronous inputs after $CLK\uparrow$		1		1		ns

timing requirements, V_{CC} = 5 V \pm 0.5 V (see Figure 1)

			T _A =	T _A = 25°C		T _A = 25°C				
			MIN	MAX	MIN	MAX	UNIT			
fclock	Clock frequency		0	110	0	110	MHz			
tw	Pulse duration	CLK low or high	4.5		4.5		ns			
	Setup time before CLK1	A, B, C, D	4		4					
		LOAD	5		5					
t _{su}		ENT, ENP	6		6		ns			
		CLR low or high	4.5		4.5					
th	Hold time, all synchronous inputs after $CLK\uparrow$		1		1		ns			



SCAS381 - D3199, AUGUST 1988 - REVISED APRIL 1993

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

DADAMETED	FROM	FROM TO	T _A = 25°C					
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	MAX	UNIT
fmax			66			66		MHz
^t PLH	017	DCO	1.5	10.5	14.1	1.5	15.9	
^t PHL	CLK	RCO	1.5	12.1	15.8	1.5	18	ns
^t PLH		4.00	1.5	8.7	11.7	1.5	13.2	
^t PHL	CLK (LOAD high)	Any Q	1.5	10.2	14.4	1.5	16	ns
^t PLH		40	1.5	8.7	11.2	1.5	12.6	
^t PHL	CLK (LOAD low)	Any Q	1.5	10.4	14.1	1.5	16	ns
^t PLH	ENT	RCO	1.5	5.8	7.6	1.5	8.5	
^t PHL		RCO	1.5	6.9	9.9	1.5	11	ns

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)


PARAMETER	FROM	FROM TO		T _A = 25°C			MAX	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP	MAX	MIN	IVIAA	UNIT
fmax			110			110		MHz
^t PLH	CI K	RCO	1.5	7.7	9.9	1.5	11.2	
^t PHL	CLK	RCO	1.5	8.3	11.9	1.5	12.6	ns
^t PLH	CLK (LOAD high)	1	1.5	6.4	8.4	1.5	9.5	
^t PHL		Any Q	1.5	7.4	10.5	1.5	11.9	ns
^t PLH		A	1.5	6	7.9	1.5	9	
^t PHL	CLK (LOAD low)	Any Q	1.5	7.2	10.1	1.5	11.5	ns
^t PLH	ENT	RCO	1.5	4	5.5	1.5	6	ns
^t PHL	ENI	RCO	1.5	5	7.4	1.5	8.8	115

operating characteristics, $V_{CC} = 5 V$, $T_A = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance	$C_L = 50 \text{ pF}, \text{ f} = 1 \text{ MHz}$	54	pF



SCAS381 - D3199, AUGUST 1988 - REVISED APRIL 1993



PARAMETER MEASUREMENT INFORMATION

PULSE DURATION

PROPAGATION DELAY TIMES

- NOTES: A. CL includes probe and jig capacitance.
 - B. Input pulses are supplied by generators having the following characteristics: $PRR \le 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_f = 3 \text{ ns}$, $t_f = 3 \text{ ns}$. For testing f_{max} and pulse duration: $t_f = 1 \text{ to } 3 \text{ ns}$, $t_f = 1 \text{ to } 3 \text{ ns}$.
 - C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DLP® Products	www.dlp.com	Broadband	www.ti.com/broadband
DSP	dsp.ti.com	Digital Control	www.ti.com/digitalcontrol
Clocks and Timers	www.ti.com/clocks	Medical	www.ti.com/medical
Interface	interface.ti.com	Military	www.ti.com/military
Logic	logic.ti.com	Optical Networking	www.ti.com/opticalnetwork
Power Mgmt	power.ti.com	Security	www.ti.com/security
Microcontrollers	microcontroller.ti.com	Telephony	www.ti.com/telephony
RFID	www.ti-rfid.com	Video & Imaging	www.ti.com/video
RF/IF and ZigBee® Solutions	www.ti.com/lprf	Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2009, Texas Instruments Incorporated