

December 2007

# 74ACTQ541 Quiet Series Octal Buffer/Line Driver with 3-STATE Outputs

#### **Features**

- I<sub>CC</sub> and I<sub>OZ</sub> reduced by 50%
- Guaranteed simultaneous switching noise level and dynamic threshold performance
- Guaranteed pin-to-pin skew AC performance
- Inputs and outputs on opposite sides of package for easy board layout
- Non-inverting 3-STATE outputs
- Guaranteed 4kV minimum ESD immunity
- TTL compatible inputs
- Outputs source/sink 24mA

#### **General Description**

The 74ACTQ541 is an octal buffer/line driver designed to be employed as memory and address drivers, clock drivers and bus oriented transmitter/receivers.


This device is similar in function to the 74ACTQ244 while providing flow-through architecture (inputs on opposite side from outputs). This pinout arrangement makes this device especially useful as an output port for microprocessors, allowing ease of layout and greater PC board density.

The 74ACTQ541 utilizes FACT Quiet Series™ technology to guarantee quiet output switching and improved dynamic threshold performance. FACT Quiet Series features GTO™ output control and undershoot corrector in addition to split ground bus for superior performance.

# **Ordering Information**


Order Number	Package Number	Package Description	
74ACTQ541SC	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide	
74ACTQ541MTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide	

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering number.



FACT™, FACT Quiet Series™, and GTO™ are trademarks of Fairchild Semiconductor Corporation.


# **Connection Diagram**



# **Pin Description**

Pin Name	Pin Description		
OE <sub>1</sub> -OE <sub>2</sub>	3-STATE Output Enable (Active-LOW)		
I <sub>0</sub> —I <sub>7</sub>	Inputs		
O <sub>1</sub> –O <sub>7</sub>	Outputs		

# **Logic Symbol**



# **Truth Table**

OE <sub>1</sub>	OE <sub>1</sub> OE <sub>2</sub> I			
L	L	Н	Н	
Н	Х	X	Z	
Х	Н	X	Z	
L	L	L	L	

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

Z = High Impedance

## **Absolute Maximum Ratings**

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter	Rating
V <sub>CC</sub>	Supply Voltage	-0.5V to +7.0V
I <sub>IK</sub>	DC Input Diode Current	
	$V_{I} = -0.5V$	-20mA
	$V_{I} = V_{CC} + 0.5V$	+20mA
V <sub>I</sub>	DC Input Voltage	-0.5V to V <sub>CC</sub> + 0.5V
I <sub>OK</sub>	DC Output Diode Current	
	$V_{O} = -0.5V$	–20mA
	$V_O = V_{CC} + 0.5V$	+20mA
Vo	DC Output Voltage	-0.5V to V <sub>CC</sub> + 0.5V
Io	DC Output Source or Sink Current	±50mA
I <sub>CC</sub> or I <sub>GND</sub>	DC V <sub>CC</sub> or Ground Current per Output Pin	±50mA
T <sub>STG</sub>	Storage Temperature	−65°C to +150°C
	DC Latch-Up Source or Sink Current	±300mA
T <sub>J</sub>	Junction Temperature	140°C

# **Recommended Operating Conditions**

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to absolute maximum ratings.

Symbol	Parameter	Rating
V <sub>CC</sub>	Supply Voltage	4.5V to 5.5V
V <sub>I</sub>	Input Voltage	0V to V <sub>CC</sub>
Vo	Output Voltage	0V to V <sub>CC</sub>
T <sub>A</sub>	Operating Temperature	-40°C to +85°C
ΔV / Δt	Minimum Input Edge Rate:	125mV/ns
	V <sub>IN</sub> from 0.8V to 2.0V, V <sub>CC</sub> @ 4.5V, 5.5V	

#### **DC Electrical Characteristics**

				$T_A = -$	+25°C	$T_A = -40$ °C to +85°C	
Symbol	Parameter	V <sub>CC</sub> (V)	Conditions	Тур.	G	uaranteed Limits	Units
V <sub>IH</sub>	Minimum HIGH Level	4.5	V <sub>OUT</sub> = 0.1V	1.5	2.0	2.0	V
	Input Voltage	5.5	or V <sub>CC</sub> – 0.1V	1.5	2.0	2.0	
V <sub>IL</sub>	Maximum LOW Level	4.5	V <sub>OUT</sub> = 0.1V	1.5	0.8	0.8	V
	Input Voltage	5.5	or V <sub>CC</sub> – 0.1V	1.5	0.8	0.8	
V <sub>OH</sub>	Minimum HIGH Level	3.0	$I_{OUT} = -50\mu A$	2.99	2.9	2.9	V
	Output Voltage	4.5		4.49	4.4	4.4	
		4.5	$V_{IN} = V_{IL} \text{ or } V_{IH},$		3.86	3.76	
		5.5	$I_{OH} = -24 \text{mA}^{(1)}$		4.86	4.76	
V <sub>OL</sub>	Maximum LOW Level	3.0	$I_{OUT} = 50\mu A$	0.002	0.1	0.1	V
	Output Voltage	4.5		0.001	0.1	0.1	
		4.5	$V_{IN} = V_{IL} \text{ or } V_{IH},$		0.36	0.44	
		5.5	$I_{OH} = 24 \text{mA}^{(1)}$		0.36	0.44	
I <sub>IN</sub>	Maximum Input Leakage Current	5.5	$V_I = V_{CC}$ , GND		±0.1	±1.0	μA
l <sub>OZ</sub>	Maximum 3-STATE Leakage Current	5.5	$V_I = V_{IL}, V_{IH};$ $V_O = V_{CC}, GND$		±0.25	±2.5	μΑ
I <sub>CCT</sub>	Maximum I <sub>CC</sub> /Input	5.5	$V_I = V_{CC} - 2.1V$	0.6		1.5	mA
I <sub>OLD</sub>	Minimum Dynamic	5.5	V <sub>OLD</sub> = 1.65V Max.			75	mA
I <sub>OHD</sub>	Output Current <sup>(2)</sup>	5.5	V <sub>OHD</sub> = 3.85V Min.			<b>–</b> 75	mA
I <sub>CC</sub>	Maximum Quiescent Supply Current	5.5	$V_{IN} = V_{CC}$ or GND		4.0	40.0	μA
V <sub>OLP</sub>	Quiet Output Maximum Dynamic V <sub>OL</sub>	5.0	Figures 1 & 2 <sup>(3)</sup>	1.1	1.5		V
V <sub>OLV</sub>	Quiet Output Minimum Dynamic V <sub>OL</sub>	5.0	Figures 1 & 2 <sup>(3)</sup>	-0.6	-1.2		V
$V_{IHD}$	Minimum HIGH Level Dynamic Input Voltage	5.0	(4)	1.9	2.2		V
$V_{ILD}$	Maximum LOW Level Dynamic Input Voltage	5.0	(4)	1.2	0.8		V

#### Notes:

- 1. All outputs loaded; thresholds on input associated with output under test.
- 2. Maximum test duration 2.0ms, one output loaded at a time.
- 3. Max number of outputs defined as (n). Data inputs are driven 0V to 3V. One output @ GND.
- 4. Max number of Data Inputs (n) switching. (n–1) Inputs switching 0V to 5V (ACQ). Input-under-test switching: 5V to threshold ( $V_{ILD}$ ), 0V to threshold ( $V_{IHD}$ ), f = 1MHz.

#### **AC Electrical Characteristics**

		T <sub>A</sub> = +25°C, C <sub>L</sub> = 50pF		$T_A = -40$ °C to +85°C, $C_L = 50$ pF				
Symbol	Parameter	$V_{CC}(V)^{(5)}$	Min.	Тур.	Max.	Min.	Max.	Units
t <sub>PLH</sub>	Propagation Delay,	5.0	2.0	4.5	7.0	2.0	7.5	ns
t <sub>PHL</sub>	Data to Output		2.0	5.5	7.0	2.0	7.5	
t <sub>PZH</sub>	Output Enable Time	5.0	2.0	5.0	9.0	2.0	9.5	ns
t <sub>PZL</sub>			2.0	6.5	9.0	2.0	9.5	
t <sub>PHZ</sub>	Output Disable Time	5.0	1.5	5.5	7.5	1.5	8.0	ns
t <sub>PLZ</sub>			1.5	5.5	7.5	1.5	8.0	
t <sub>OSHL</sub>	Output to Output Skew,			0.5	1.0		1.0	ns
toslh	Data to Output <sup>(6)</sup>			0.5	1.0		1.0	

#### Notes:

- 5. Voltage Range 5.0 is 5.0V ± 0.5V
- 6. Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t<sub>OSHL</sub>) or LOW-to-HIGH (t<sub>OSLH</sub>). Parameter guaranteed by design.

# Capacitance

Symbol	Parameter	Conditions	Тур.	Units
C <sub>IN</sub>	Input Capacitance	V <sub>CC</sub> = OPEN	4.5	pF
C <sub>PD</sub>	Power Dissipation Capacitance	V <sub>CC</sub> = 5.0V	70	pF

#### **FACT Noise Characteristics**

The setup of a noise characteristics measurement is critical to the accuracy and repeatability of the tests. The following is a brief description of the setup used to measure the noise characteristics of FACT.

#### **Equipment:**


Hewlett Packard Model 8180A Word Generator

PC-163A Test Fixture

Tektronics Model 7854 Oscilloscope

#### Procedure:

- 1. Verify Test Fixture Loading: Standard Load 50pF,  $500\Omega$ .
- Deskew the HFS generator so that no two channels have greater than 150ps skew between them. This requires that the oscilloscope be deskewed first. It is important to deskew the HFS generator channels before testing. This will ensure that the outputs switch simultaneously.
- Terminate all inputs and outputs to ensure proper loading of the outputs and that the input levels are at the correct voltage.
- Set the HFS generator to toggle all but one output at a frequency of 1MHz. Greater frequencies will increase DUT heating and effect the results of the measurement.
- Set the HFS generator input levels at 0V LOW and 3V HIGH for ACT devices and 0V LOW and 5V HIGH for AC devices. Verify levels with an oscilloscope.



#### Notes:

- V<sub>OHV</sub>and V<sub>OLP</sub> are measured with respect to ground reference
- 8. Input pulses have the following characteristics: f = 1MHz,  $t_r = 3ns$ ,  $t_f = 3s$ , skew < 150ps.

Figure 1. Quiet Output Noise Voltage Waveforms

### V<sub>OLP</sub>/V<sub>OLV</sub> and V<sub>OHP</sub>/V<sub>OHV</sub>:

- Determine the quiet output pin that demonstrates the greatest noise levels. The worst case pin will usually be the furthest from the ground pin. Monitor the output voltages using a  $50\Omega$  coaxial cable plugged into a standard SMB type connector on the test fixture. Do not use an active FET probe.
- Measure V<sub>OLP</sub> and V<sub>OLV</sub> on the quiet output during the worst case transition for active and enable.
   Measure V<sub>OHP</sub> and V<sub>OHV</sub> on the quiet output during the worst case active and enable transition.
- Verify that the GND reference recorded on the oscilloscope has not drifted to ensure the accuracy and repeatability of the measurements.

#### VILD and VIHD:

- Monitor one of the switching outputs using a  $50\Omega$  coaxial cable plugged into a standard SMB type connector on the test fixture. Do not use an active FET probe.
- First increase the input LOW voltage level, V<sub>IL</sub>, until the output begins to oscillate or steps out a min of 2ns. Oscillation is defined as noise on the output LOW level that exceeds V<sub>IL</sub> limits, or on output HIGH levels that exceed V<sub>IH</sub> limits. The input LOW voltage level at which oscillation occurs is defined as V<sub>IL</sub> D.
- Next decrease the input HIGH voltage level, V<sub>IH</sub>, until the output begins to oscillate or steps out a min of 2ns. Oscillation is defined as noise on the output LOW level that exceeds V<sub>IL</sub> limits, or on output HIGH levels that exceed V<sub>IH</sub> limits. The input HIGH voltage level at which oscillation occurs is defined as V<sub>IHD</sub>
- Verify that the GND reference recorded on the oscilloscope has not drifted to ensure the accuracy and repeatability on the measurements.




Figure 2. Simultaneous Switching Test Circuit




Figure 3. 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: <a href="http://www.fairchildsemi.com/packaging/">http://www.fairchildsemi.com/packaging/</a>

# Physical Dimensions (Continued) 5.5±0.1 -A--0.20 وحا 4.16 6,4 4.4±0.1 -B-3,2 0.42 0.2 C B A 0.65 ALL LEAD TIPS PIN #1 IDENT. LAND PATTERN RECOMMENDATION O.1 C SEE DETAIL A -0.90<sup>+0.15</sup> -C-0.09-0.20 0.1±0.05 0.65 0.19-0.30 | \$\dagger | 0.10\text{0} | A B\$ | C\$ | -12.00° R0.09min GAGE PLANE DIMENSIONS ARE IN MILLIMETERS 8 0.25 SEATING PLANE NOTES: A. CONFORMS TO JEDEC REGISTRATION MD-153, VARIATION AC, REF NOTE 6, DATE 7/93. -0.6±0.1 R0.09min B. DIMENSIONS ARE IN MILLIMETERS. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLDS FLASH, AND TIE BAR EXTRUSIONS. DETAIL A

# MTC20REVD1

D. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M, 1982.

#### Figure 4. 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/





#### **TRADEMARKS**

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

ACEx<sup>®</sup>
Build it Now<sup>™</sup>
CorePLUS<sup>™</sup>
CROSSVOLT<sup>™</sup>
CTL<sup>™</sup>

Current Transfer Logic™ EcoSPARK<sup>®</sup> EZSWITCH™ \*

EZSWI

Fairchild<sup>®</sup>
Fairchild Semiconductor<sup>®</sup>
FACT Quiet Series<sup>™</sup>

FACT<sup>®</sup>
FAST<sup>®</sup>
FastvCore™
FlashWriter<sup>®</sup>\*

FPS™ FRFET®

Global Power Resource<sup>sм</sup>

Green FPS™

Green FPS™ e-Series™ GTO™

i-Lo™ IntelliMAX™ ISOPLANAR™ MegaBuck™

MICROCOUPLER™ MicroFET™ MicroPak™

MillerDrive™ Motion-SPM™ OPTOLOGIC® OPTOPLANAR® PDP-SPM™ Power220® Power247® POWEREDGE® Power-SPM™ PowerTrench®

Programmable Active Droop™

QFĒT<sup>®</sup> QS™

QT Optoelectronics™ Quiet Series™ RapidConfigure™ SMART START™

SPM®
STEALTH™
SuperFET™
SuperSOT™-3
SuperSOT™-6
SuperSOT™-8

The Power Franchise®

permetal week
TinyBoost™
TinyBuck™
TinyLogic®
TINYOPTO™
TinyPower™
TinyPower™
TinyPWM™
TinyWire™

µSerDes™
UHC®

SyncFET™

SYSTEM®

GENERAL

Ultra FRFET™ UniFET™ VCX™

\* EZSWITCH™ and FlashWriter® are trademarks of System General Corporation, used under license by Fairchild Semiconductor.

#### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

#### As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### **PRODUCT STATUS DEFINITIONS**

#### **Definition of Terms**

Datasheet Identification Product Status		Definition		
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.		
Preliminary	First Production	This datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.		
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.		
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild Semiconductor. The datasheet is printed for reference information only.		

Rev. 132