

# 54F544,74F544

*54F544 74F544 Octal Registered Transceiver*



Literature Number: SNOS204A

## 54F/74F544 Octal Registered Transceiver

### General Description

The 'F544 octal transceiver contains two sets of D-type latches for temporary storage of data flowing in either direction. Separate Latch Enable and Output Enable inputs are provided for each register to permit independent control of inputting and outputting in either direction of data flow. The A outputs are guaranteed to sink 24 mA (20 mA Mil) while the B outputs are rated for 64 mA (48 mA Mil). The 'F544 inverts data in both directions.

### Features


- 8-bit octal transceiver
- Back-to-back registers for storage
- Separate controls for data flow in each direction
- A outputs sink 24 mA (20 mA Mil), B outputs sink 64 mA (48 mA Mil)
- 300 mil slim PDIP

Commercial	Military	Package Number	Package Description
74F544SPC		N24C	24-Lead (0.300" Wide) Molded Dual-In-Line
	54F544DM (Note 2)	J24A	24-Lead Ceramic Dual-In-Line
	54F544SDM (Note 2)	J24F	24-Lead (0.300" Wide) Ceramic Dual-In-Line
74F544SC (Note 1)		M24B	24-Lead (0.300" Wide) Molded Small Outline, JEDEC
74F544MSA (Note 1)		MSA24	24-Lead Molded Shrink Small Outline, EIAJ, Type II
	54F544FM (Note 2)	W24C	24-Lead Cerpack
	54F544LM (Note 2)	E28A	24-Lead Ceramic Leadless Chip Carrier, Type C


**Note 1:** Devices also available in 13" reel. Use suffix = SCX and MSAX.

**Note 2:** Military grade device with environmental and burn-in processing. Use suffix = DMQB, FMQB and LMQB

### Logic Symbols



TL/F/9555-2




TL/F/9555-1

TRI-STATE® is a registered trademark of National Semiconductor Corporation.


## Connection Diagrams

Pin Assignment for  
DIP, SOIC and Flatpak



TL/F/9555-3

Pin Assignment  
for LCC



TL/F/9555-4

## Unit Loading/Fan Out

Pin Names	Description	54F/74F	
		U.L. HIGH/LOW	Input $I_{IH}/I_{IL}$ Output $I_{OH}/I_{OL}$
$\overline{OEAB}$	A-to-B Output Enable Input (Active LOW)	1.0/1.0	20 $\mu$ A/ -0.6 mA
$\overline{OEBA}$	B-to-A Output Enable Input (Active LOW)	1.0/1.0	20 $\mu$ A/ -0.6 mA
$\overline{CEAB}$	A-to-B Enable Input (Active LOW)	1.0/2.0	20 $\mu$ A/ -1.2 mA
$\overline{CEBA}$	B-to-A Enable Input (Active LOW)	1.0/2.0	20 $\mu$ A/ -1.2 mA
$\overline{LEAB}$	A-to-B Latch Enable Input (Active LOW)	1.0/1.0	20 $\mu$ A/ -0.6 mA
$\overline{LEBA}$	B-to-A Latch Enable Input (Active LOW)	1.0/1.0	20 $\mu$ A/ -0.6 mA
$\overline{A_0}-\overline{A_7}$	A-to-B Data Inputs or B-to-A TRI-STATE Outputs	3.5/1.083 150/40(33.3)	70 $\mu$ A/ -650 $\mu$ A -3 mA/24 mA (20 mA)
$\overline{B_0}-\overline{B_7}$	B-to-A Data Inputs or A-to-B TRI-STATE Outputs	3.5/1.083 600/106.6(80)	70 $\mu$ A/ -650 $\mu$ A -12 mA/64 mA (48 mA)

## Functional Description

The 'F544 contains two sets of eight D-type latches, with separate input and output controls for each set. For data flow from A to B, for example, the A-to-B Enable ( $\overline{CEAB}$ ) input must be LOW in order to enter data from  $\overline{A_0}-\overline{A_7}$  or take data from  $\overline{B_0}-\overline{B_7}$ , as indicated in the Data I/O Control Table. With  $\overline{CEAB}$  LOW, a LOW signal on the A-to-B Latch Enable ( $\overline{LEAB}$ ) input makes the A-to-B latches transparent; a subsequent LOW-to-HIGH transition of the  $\overline{LEAB}$  signal puts the A latches in the storage mode and their outputs no longer change with the A inputs. With  $\overline{CEAB}$  and  $\overline{OEAB}$  both LOW, the TRI-STATE® B output buffers are active and reflect the data present at the output of the A latches. Control of data flow from B to A is similar, but using the  $\overline{CEBA}$ ,  $\overline{LEBA}$  and  $\overline{OEBA}$  inputs.

Data I/O Control Table

Inputs			Latch Status	Output Buffers
$\overline{CEAB}$	$\overline{LEAB}$	$\overline{OEAB}$		
H	X	X	Latched	High Z
X	H	X	Latched	—
L	L	X	Transparent	—
X	X	H	—	High Z
L	X	L	—	Driving


H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

A-to-B data flow shown; B-to-A flow control is the same, except using  $\overline{CEBA}$ ,  $\overline{LEBA}$  and  $\overline{OEBA}$

## Logic Diagram



TL/F/9555-5

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

## Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias	-55°C to +175°C
Plastic	-55°C to +150°C
V <sub>CC</sub> Pin Potential to Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA

**Note 1:** Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

**Note 2:** Either voltage limit or current limit is sufficient to protect inputs.

Voltage Applied to Output in HIGH State (with V <sub>CC</sub> = 0V)	
Standard Output	-0.5V to V <sub>CC</sub>
TRI-STATE Output	-0.5V to +5.5V
Current Applied to Output in LOW State (Max)	twice the rated I <sub>OL</sub> (mA)

## Recommended Operating Conditions

Free Air Ambient Temperature	
Military	-55°C to +125°C
Commercial	0°C to +70°C
Supply Voltage	
Military	+4.5V to +5.5V
Commercial	+4.5V to +5.5V

## DC Electrical Characteristics

Symbol	Parameter	54F/74F			Units	V <sub>CC</sub>	Conditions
		Min	Typ	Max			
V <sub>IH</sub>	Input HIGH Voltage	2.0			V		Recognized as a HIGH Signal
V <sub>IL</sub>	Input LOW Voltage			0.8	V		Recognized as a LOW Signal
V <sub>CD</sub>	Input Clamp Diode Voltage			-1.2	V	Min	I <sub>IN</sub> = -18 mA, (except $\bar{A}_n, \bar{B}_n$ )
V <sub>OH</sub>	Output HIGH Voltage	54F 10% V <sub>CC</sub> 54F 10% V <sub>CC</sub> 54F 10% V <sub>CC</sub> 74F 10% V <sub>CC</sub> 74F 10% V <sub>CC</sub> 74F 10% V <sub>CC</sub> 74F 5% V <sub>CC</sub> 74F 5% V <sub>CC</sub>	2.5 2.4 2.0 2.5 2.4 2.0 2.7 2.7		V	Min	I <sub>OH</sub> = -1 mA ( $\bar{A}_n$ ) I <sub>OH</sub> = -3 mA ( $\bar{A}_n, \bar{B}_n$ ) I <sub>OH</sub> = -12 mA ( $\bar{B}_n$ ) I <sub>OH</sub> = -1 mA ( $\bar{A}_n$ ) I <sub>OH</sub> = -3 mA ( $\bar{A}_n, \bar{B}_n$ ) I <sub>OH</sub> = -15 mA ( $\bar{B}_n$ ) I <sub>OH</sub> = -1 mA ( $\bar{A}_n$ ) I <sub>OH</sub> = -3 mA ( $\bar{A}_n, \bar{B}_n$ )
V <sub>OL</sub>	Output LOW Voltage	54F 10% V <sub>CC</sub> 54F 10% V <sub>CC</sub> 74F 10% V <sub>CC</sub> 74F 10% V <sub>CC</sub>	0.5 0.55 0.5 0.55		V	Min	I <sub>OL</sub> = 20 mA ( $\bar{A}_n$ ) I <sub>OL</sub> = 48 mA ( $\bar{B}_n$ ) I <sub>OL</sub> = 24 mA ( $\bar{A}_n$ ) I <sub>OL</sub> = 64 mA ( $\bar{B}_n$ )
I <sub>IH</sub>	Input HIGH Current	54F 74F	20.0 5.0		μA	Max	V <sub>IN</sub> = 2.7V (except $\bar{A}_n, \bar{B}_n$ )
I <sub>BVI</sub>	Input HIGH Current Breakdown Test	54F 74F	100 7.0		μA	Max	V <sub>IN</sub> = 7.0V (except $\bar{A}_n, \bar{B}_n$ )
I <sub>BVIT</sub>	Input HIGH Current Breakdown (I/O)	54F 74F	1.0 0.5		mA	Max	V <sub>IN</sub> = 5.5V ( $\bar{A}_n, \bar{B}_n$ )
I <sub>CEX</sub>	Output HIGH Leakage Current	54F 74F	250 250		μA	Max	V <sub>OUT</sub> = V <sub>CC</sub> ( $\bar{A}_n, \bar{B}_n$ )
V <sub>ID</sub>	Input Leakage Test	74F	4.75		V	0.0	I <sub>ID</sub> = 1.9 μA All Other Pins Grounded
I <sub>OD</sub>	Output Leakage Circuit Current	74F	3.75		μA	0.0	V <sub>IOD</sub> = 150 mV All Other Pins Grounded
I <sub>IL</sub>	Input LOW Current		-0.6 -1.2		mA	Max	V <sub>IN</sub> = 0.5V ( $\overline{OEAB}, \overline{OEBA}$ ) V <sub>IN</sub> = 0.5V ( $\overline{CEAB}, \overline{CEBA}$ )
I <sub>IH</sub> + I <sub>OZH</sub>	Output Leakage Current		70		μA	Max	V <sub>OUT</sub> = 2.7V ( $\bar{A}_n, \bar{B}_n$ )
I <sub>IL</sub> + I <sub>OZL</sub>	Output Leakage Current		-650		μA	Max	V <sub>OUT</sub> = 0.5V ( $\bar{A}_n, \bar{B}_n$ )

### DC Electrical Characteristics (Continued)

Symbol	Parameter	54F/74F			Units	V <sub>CC</sub>	Conditions
		Min	Typ	Max			
I <sub>OS</sub>	Output Short-Circuit Current	-60 -100		-150 -225	mA	Max	V <sub>OUT</sub> = 0V ( $\bar{A}_n$ ) V <sub>OUT</sub> = 0V ( $\bar{B}_n$ )
I <sub>ZZ</sub>	Bus Drainage Test			500	μA	0.0V	V <sub>OUT</sub> = 5.25V ( $\bar{A}_n, \bar{B}_n$ )
I <sub>CCH</sub>	Power Supply Current		70	105	mA	Max	V <sub>O</sub> = HIGH
I <sub>CCL</sub>	Power Supply Current		85	130	mA	Max	V <sub>O</sub> = LOW
I <sub>CCZ</sub>	Power Supply Current		83	125	mA	Max	V <sub>O</sub> = HIGH Z

### AC Electrical Characteristics


Symbol	Parameter	74F			54F		74F		Units
		T <sub>A</sub> = +25°C V <sub>CC</sub> = +5.0V C <sub>L</sub> = 50 pF			T <sub>A</sub> , V <sub>CC</sub> = Mil C <sub>L</sub> = 50 pF		T <sub>A</sub> , V <sub>CC</sub> = Com C <sub>L</sub> = 50 pF		
		Min	Typ	Max	Min	Max	Min	Max	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay Transparent Mode $\bar{A}_n$ to $\bar{B}_n$ or $\bar{B}_n$ to $\bar{A}_n$	3.0 3.0	7.0 5.0	9.5 6.5	3.0 2.5	12.0 8.5	3.0 3.0	10.5 7.5	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay LEBA to $\bar{A}_n$	6.0 4.0	10.0 7.0	13.0 9.5	6.0 4.0	18.0 11.5	6.0 4.0	14.5 10.5	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay LEAB to $\bar{B}_n$	6.0 4.0	10.0 7.0	13.0 9.5	6.0 4.0	18.0 11.5	6.0 4.0	14.5 10.5	ns
t <sub>PZH</sub> t <sub>PZL</sub>	Output Enable Time OEBA or OEAB to $\bar{A}_n$ or $\bar{B}_n$ CEBA or CEAB to $\bar{A}_n$ or $\bar{B}_n$	3.0 4.0	7.0 7.5	9.0 10.5	3.0 4.0	11.0 13.0	3.0 4.0	10.0 12.0	ns
t <sub>PHZ</sub> t <sub>PLZ</sub>	Output Disable Time OEBA or OEAB to $\bar{A}_n$ or $\bar{B}_n$ CEBA or CEAB to $\bar{A}_n$ or $\bar{B}_n$	1.0 2.5	6.0 5.5	8.0 10.5	2.0 2.0	10.0 9.5	1.0 2.5	9.0 11.5	ns

### AC Operating Requirements


Symbol	Parameter	74F		54F		74F		Units
		T <sub>A</sub> = +25°C V <sub>CC</sub> = +5.0V		T <sub>A</sub> , V <sub>CC</sub> = Mil		T <sub>A</sub> , V <sub>CC</sub> = Com		
		Min	Max	Min	Max	Min	Max	
t <sub>s</sub> (H) t <sub>s</sub> (L)	Setup Time, HIGH or LOW $\bar{A}_n$ or $\bar{B}_n$ to LEBA or LEAB	3.0 3.0		3.0 3.0		3.0 3.0		ns
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold Time, HIGH or LOW $\bar{A}_n$ or $\bar{B}_n$ to LEBA or LEAB	3.0 3.0		3.0 3.0		3.0 3.0		ns
t <sub>w</sub> (L)	Latch Enable, B to A Pulse Width, LOW	6.0		9.0		7.5		ns

## Ordering Information


The device number is used to form part of a simplified purchasing code where the package type and temperature range are defined as follows:



**Physical Dimensions** inches (millimeters)




**28-Lead Ceramic Leadless Chip Carrier (L)  
NS Package Number E28A**




**24-Lead Ceramic Dual-In-Line Package (D)  
NS Package Number J24A**



**Physical Dimensions** inches (millimeters) (Continued)




**24-Lead (0.300" Wide) Ceramic Dual-In-Line Package (SD)**  
NS Package Number J24F




**24-Lead (0.300" Wide) Molded Small Outline Package, JEDEC (S)**  
NS Package Number M24B

**Physical Dimensions** inches (millimeters) (Continued)




**24-Lead Molded Shrink Small Outline, EIAJ, Type II (MSA)  
NS Package Number MSA24**



**24-Lead (0.300" Wide) Molded Dual-In-Line Package (SP)  
NS Package Number N24C**

**Physical Dimensions** inches (millimeters) (Continued)



**24-Lead Ceramic Flatpak (F)  
NS Package Number W24C**

**LIFE SUPPORT POLICY**

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



**National Semiconductor Corporation**  
2900 Semiconductor Drive  
P.O. Box 58090  
Santa Clara, CA 95052-8090  
Tel: 1(800) 272-9959  
TWX: (910) 339-9240

**National Semiconductor GmbH**  
Livny-Gargan-Str. 10  
D-82256 Fürstenfeldbruck  
Germany  
Tel: (81-41) 35-0  
Telex: 527849  
Fax: (81-41) 35-1

**National Semiconductor Japan Ltd.**  
Sumitomo Chemical Engineering Center  
Bldg. 7F  
1-7-1, Nakase, Mihama-Ku  
Chiba-City,  
Ciba Prefecture 261  
Tel: (043) 299-2300  
Fax: (043) 299-2500

**National Semiconductor Hong Kong Ltd.**  
13th Floor, Straight Block,  
Ocean Centre, 5 Canton Rd.  
Tsimshatsui, Kowloon  
Hong Kong  
Tel: (852) 2737-1600  
Fax: (852) 2736-9960

**National Semicondutores Do Brazil Ltda.**  
Rue Deputado Lacorda Franco  
120-3A  
Sao Paulo-SP  
Brazil 05418-000  
Tel: (55-11) 212-5066  
Telex: 391-1131931 NSBR BR  
Fax: (55-11) 212-1181

**National Semiconductor (Australia) Pty. Ltd.**  
Building 16  
Business Park Drive  
Monash Business Park  
Nottingham, Melbourne  
Victoria 3168 Australia  
Tel: (3) 558-9999  
Fax: (3) 558-9998

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

### Products

Audio	<a href="http://www.ti.com/audio">www.ti.com/audio</a>
Amplifiers	<a href="http://amplifier.ti.com">amplifier.ti.com</a>
Data Converters	<a href="http://dataconverter.ti.com">dataconverter.ti.com</a>
DLP® Products	<a href="http://www.dlp.com">www.dlp.com</a>
DSP	<a href="http://dsp.ti.com">dsp.ti.com</a>
Clocks and Timers	<a href="http://www.ti.com/clocks">www.ti.com/clocks</a>
Interface	<a href="http://interface.ti.com">interface.ti.com</a>
Logic	<a href="http://logic.ti.com">logic.ti.com</a>
Power Mgmt	<a href="http://power.ti.com">power.ti.com</a>
Microcontrollers	<a href="http://microcontroller.ti.com">microcontroller.ti.com</a>
RFID	<a href="http://www.ti-rfid.com">www.ti-rfid.com</a>
OMAP Mobile Processors	<a href="http://www.ti.com/omap">www.ti.com/omap</a>
Wireless Connectivity	<a href="http://www.ti.com/wirelessconnectivity">www.ti.com/wirelessconnectivity</a>

### Applications

Communications and Telecom	<a href="http://www.ti.com/communications">www.ti.com/communications</a>
Computers and Peripherals	<a href="http://www.ti.com/computers">www.ti.com/computers</a>
Consumer Electronics	<a href="http://www.ti.com/consumer-apps">www.ti.com/consumer-apps</a>
Energy and Lighting	<a href="http://www.ti.com/energy">www.ti.com/energy</a>
Industrial	<a href="http://www.ti.com/industrial">www.ti.com/industrial</a>
Medical	<a href="http://www.ti.com/medical">www.ti.com/medical</a>
Security	<a href="http://www.ti.com/security">www.ti.com/security</a>
Space, Avionics and Defense	<a href="http://www.ti.com/space-avionics-defense">www.ti.com/space-avionics-defense</a>
Transportation and Automotive	<a href="http://www.ti.com/automotive">www.ti.com/automotive</a>
Video and Imaging	<a href="http://www.ti.com/video">www.ti.com/video</a>

TI E2E Community Home Page

[e2e.ti.com](http://e2e.ti.com)

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2011, Texas Instruments Incorporated