

A Schlumberger Company

93422 256 x 4-Bit Static **Random Access Memory**

22

A4

WE 20

19

ᅙ

17 CS2

D D3 15

02 14

13

24 23

11 12 13 14

22

21

20

19

18

17

16

15

21

16 03

12] 01

Memory and High Speed Logic

Connection Diagrams

22-Pin DIP (Top View)

A3 🗋 1

A1 🖸 3

A0 4

A5 🗖 5

A₆ | 6

₽₀ 🗌 9

00 🗌 10

24-Pin Flatpak (Top View)

3

4

5

6

7

8

9

10

2

D1 11

A3 🗖

A2 6

A1 C

A0 6

A5 🖬

A6 🖬

0₀ 🗲

GND C

GND 🗌 8

Description

The 93422 is a 1024-bit read/write Random Access Memory (RAM), organized 256 words by four bits. It is designed for high speed cache, control and buffer storage applications. The 93422 is available in two speeds, "standard" speed and an "A" grade. The device includes full on-chip decoding, separate Data inputs and non-inverting Data outputs, as well as two Chip Select lines.

- Commercial Address Access Time 93422 — 45 ns Max
 - 93422A 35 ns Max
- Military Address Access Time 93422 - 60 ns Max 93422A - 45 ns Max
- Fully TTL Compatible
- Features Three State Outputs
- Power Dissipation 0.46 mW/Bit Typ
- Power Dissipation Decreases with Increasing Temperature

Pin Names

$A_0 - A_7$	Address Inputs
D0-D3	Data Inputs
CS ₁	Chip Select Input (Active LOW)
CS ₂	Chip Select Input (Active HIGH)
WE	Write Enable Input (Active LOW)
OE	Output Enable Input (Active LOW)
O ₀ -O ₃	Data Outputs

Logic Symbol



This Material Copyrighted By Its Respective Manufacturer

4

Vcc

A₄

WE

CS

OF.

CS2

03

D₃

02

D₂





Functional Description

The 93422 is a fully decoded 1024-bit Random Access Memory organized 256 words by four bits. Word selection is achieved by means of an 8-bit address, A_0 through A7.

Two Chip Select inputs, inverting and non-inverting, are provided for logic flexibility. For larger memories, the fast chip select access time permits the decoding of the chip selects from the address without increasing address access time.

The read and write operations are controlled by the state of the active LOW Write Enable ($\overline{WE})$ input. When \overline{WE} is

held LOW and the chip is selected, the data at D_0-D_3 is written into the addressed location. Since the write function is level-triggered, data must be held stable for at least twsD(min) plus tw(min) plus twHD(min) to insure a valid write. To read, WE is held HIGH and the chip selected. Non-inverted data is then presented at the outputs (O_0-O_3).

The 93422 has 3-state outputs which provide active pull-ups when enabled and high output impedance when disabled. This allows optimization of word expansion in bus organized systems.

4-14

Truth Table

	Inj	outs		Outputs	
ŌE	CS ₁	CS ₂	WE	3-State	Mode
Х	н	X	x	HIGH Z	Not Selected
х	X	L	X	HIGH Z	Not Selected
L	L L	н	н	D _{OUT}	READ
x	L	н	L L	HIGH Z	WRITE
Н	x	X	×	HIGH Z	Output Disabled

H = HIGH Voltage Level (2.4 V)L = LOW Voltage Level (.5 V)X = Don't Care (HIGH or LOW)High Z = High-Impedance

DC Performance Characteristics: Over operating temperature ranges (Note 1)

Symbol	Characteristic	Min	Тур	Max	Unit	Condition	
VOL	Output LOW Voltage		0.3	0.45	v	$V_{CC} = Min, I_{OL} = 8 mA$	
VIH	Input HIGH Voltage	2.1	1.6		v	Guaranteed In for All Inputs ⁵	put HIGH Voltage
VIL	Input LOW Voltage		1.5	0.8	v	Guaranteed Input LOW Voltage for All Inputs ⁵	
Voн	Output HIGH Voltage	2.4			V	$V_{CC} = Min, I_{OH} = -5.2 mA$	
h	Input LOW Current		-150	-300	μA	V _{CC} = Max, V _{IN}	I = 0.4 V
I _{IH}	Input HIGH Current		1.0	40	μA	Vcc = Max, Vin	= 4.5 V
I _{IHB}	Input Breakdown Current			1.0	mA	Vcc = Max, Vin	I = V _{CC}
VIC	Input Diode Clamp Voltage		-1.0	-1.5	v	V _{CC} = Max, I _{IN}	= -10 mA
I _{OZH} I _{OZL}	Output Current (HIGH Z)			50 -50	μΑ	Vcc = Max, Vo Vcc = Max, Vo	UT = 2.4 V UT = 0.5 V
los	Output Current Short Circuit to Ground	-10		-70	mA	V _{CC} = Max, Note 3	
lcc	Power Supply Current			120 130	mA	Commercial Military	V _{CC} = Max All Inputs GND All Outputs Open

Notes

Short circuit to ground not to exceed one second.
t_W measured at t_{WSA} = Min. t_{WSA} measured at t_W = Min.
Static condition only.

Notes
Typical values are at V_{CC} = 5.0 V. T_C = +25° C and maximum loading.
The maximum address access time is guaranteed to be the worst case bit in the memory using a pseudorandom testing pattern.

4-15

Commercial AC Performance Characteristics: V_{CC} = 5.0 V \pm 5%, GND = 0 V, T_C = 0° C to +75° C

		A		Std			
Symbol	Characteristic	Min	Max	Min	Max	Unit	Condition
tacs tzrcs taos tzros taa	Read Timing Chip Select Access Time Chip Select to HIGH Z Output Enable Access Time Output Enable to HIGH Z Address Access Time ²		30 30 30 30 30		30 30 30 30 45	ns ns ns ns ns	. Figures 3a, 3b, 3c
tw twsd twhd twsa twha twscs twhcs tzws twn	Write Timing Write Pulse Width to Guarantee Writing ⁴ Data Setup Time Prior to Write Data Hold Time after Write Address Setup Time Prior to Write ⁴ Address Hold Time after Write Chip Select Setup Time Prior to Write Chip Select Hold Time after Write Write Enable to HIGH Z Write Recovery Time	25 5 5 5 5 5 5 5	35 35	30 5 5 5 5 5 5 5	35 40	ns ns ns ns ns ns ns ns ns	Figure 4

Military AC Performance Characteristics: $V_{CC} = 5.0 \text{ V} \pm 10\%$, GND = 0 V, $T_C = -55^{\circ} \text{ C}$ to $+125^{\circ} \text{ C}$

		A		Std			
Symbol	Characteristic	Min	Max	Min	Max	Unit	Condition
tacs tzrcs taos tzros taa	Read Timing Chip Select Access Time Chip Select to HIGH Z Output Enable Access Time Output Enable to HIGH Z Address Access Time ²		35 35 35 35 45	>	45 45 45 45 60	ns ns ns ns ns	Figures 3a, 3b, 3c
tw twsp twhp twsa twsa twha twscs twhcs tzws twn	Write Timing Write Pulse Width to Guarantee Writing ⁴ Data Setup Time Prior to Write Data Hold Time after Write Address Setup Time Prior to Write ⁴ Address Hold Time after Write Chip Select Setup Time Prior to Write Chip Select Hold Time after Write Write Enable to HIGH Z Write Recovery Time	35 5 5 5 5 5 5 5	40 40	40 5 5 5 5 5 5 5	45 50	ns ns ns ns ns ns ns ns	Figure 4

Notes on preceding page

4-16





4-18

This Material Copyrighted By Its Respective Manufacturer

93422