## 9309 93L09 <br> DUAL 4-INPUT MULTIPLEXER

DESCRIPTION — The '09 monolithic dual 4-input digital multiplexers consist of two multiplexing circuits with common input select logic. Each circuit contains four inputs and fully buffered complementary outputs. In addition to multiplexer operation, the '09 can generate any two function of three variables. Active pullups in the outputs ensure high drive and high speed performance. Because or its high speed performance and on-chip select decoding. the ' 09 may be cascaded to multiple levels so that any number of lines can be multiplexed onto a single output bus.

- MULTIFUNCTION CAPABILITY
- ON-CHIP SELECT LOGIC DECODING
- FULLY BUFFERED COMPLEMENTARY OUTPUTS

ORDERING CODE: See Section 9

| PKGS | $\begin{aligned} & \text { PIN } \\ & \text { OUT } \end{aligned}$ | COMMERCIAL GRADE | MILITARY GRADE | $\begin{aligned} & \text { PKG } \\ & \text { TYPE } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \mathrm{VCc}=+5.0 \mathrm{~V} \pm 5 \% \\ & \mathrm{~T}_{\mathrm{A}}=0^{\circ} \mathrm{C} \text { to }+70^{\circ} \mathrm{C} \end{aligned}$ | $\begin{gathered} V_{C C}=+5.0 \pm 10 \% \\ T_{A}=-55^{\circ} \mathrm{C} \text { to }+125^{\circ} \mathrm{C} \end{gathered}$ |  |
| Plastic DIP (P) | A | 9309PC, 93L09PC |  | 9B |
| Ceramic DIP (D) | A | 9309DC, 93L09DC | 9309DM, 93L09DM | 6B |
| Flatpak (F) | A | 9309FC, 93L09FC | 9309FM, 93L09FM | 4L |

CONNECTION DIAGRAM PINOUT A


LOGIC SYMBOL


$$
\begin{aligned}
& \mathrm{VCC}=\operatorname{Pin} 16 \\
& \text { GND }=\operatorname{Pin} 8
\end{aligned}
$$

INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

| PIN NAMES | DESCRIPTION | $\begin{aligned} & \text { 93XX (U.L) } \\ & \text { HIGH/LOW } \end{aligned}$ | 93L (U.L.) <br> HIGH/LOW |
| :---: | :---: | :---: | :---: |
| So, St | Common Select Inputs | 1.0/1.0 | 0.5/0.25 |
| 10a-13a | Multiplexer A Inputs | 1.0/1.0 | 0.5/0.25 |
| $\mathrm{Za}_{1}$ | Multiplexer A Output | 20/10 | $\begin{gathered} 10 / 5.0 \\ (3.0) \end{gathered}$ |
| $\bar{Z}_{\mathbf{a}}$ | Complementary Multiplexer A Output | 18/9.0 | $\begin{array}{r} 10 / 5.0 \\ (3.0) \end{array}$ |
| $10 \mathrm{~b}-13 \mathrm{~b}$ | Multiplexer B Inputs | 1.0/1.0 | 0.5/0.25 |
| Z ${ }_{\text {b }}$ | Multiplexer B Output | 20/10 | $\begin{array}{r} 10 / 5.0 \\ \text { (3.0) } \end{array}$ |
| $\overline{\mathrm{Z}}_{\mathrm{b}}$ | Complementary Multiplexer B Output | 18/9.0 | $\begin{array}{r} 10 / 5.0 \\ (3.0) \end{array}$ |

FUNCTIONAL DESCRIPTION - The '09 dual 4-input multiplexers are able to select two bits of either HIGH or LOW data or control from up to four sources, in one package. The ' 09 is the logical implementation of two-pole, four-position switch, with the position of the switch being set by the logic levels supplied to the two select inputs. Both assertion and negation outputs are provided for both multiplexers. The logic equations for the outputs are shown below:

$$
\begin{aligned}
& Z_{a}=l_{0 a} \bullet \bar{S}_{1} \bullet \bar{S}_{0}+l_{1 a} \bullet \bar{S}_{1} \bullet S_{0}+l_{2 a} \cdot S_{1} \cdot \bar{S}_{0}+l_{3 a} \bullet S_{1} \bullet S_{0}
\end{aligned}
$$

The ' 09 is frequently used to move data from a group of registers to a common output bus. The particular register from which the data came would be determined by the state of the select inputs. A less obvious application is as a function generator. The ' 09 can generate two functions of three variables. This is useful for implementing random gating functions.

TRUTH TABLE

| SELECT <br> INPUTS |  | INPUTS (a or b) |  |  |  | OUTPUTS <br> (a or b) |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| So | S $_{1}$ | Io $_{10}$ | $\mathrm{I}_{1}$ | $\mathrm{I}_{2}$ | $\mathrm{I}_{3}$ | Z | $\bar{Z}$ |
| L | L | L | X | X | X | L | H |
| L | L | H | X | X | X | H | L |
| H | L | X | L | X | X | L | H |
| H | L | X | H | X | X | H | L |
| L | H | X | X | L | X | L | H |
| L | H | X | X | H | X | H | L |
| H | H | X | X | X | L | L | H |
| H | H | X | X | X | H | H | L |

$H=$ HIGH Voltage Level
L = LOW Voltage Level
$X=$ Immaterial

## LOGIC DIAGRAM


$z_{a} \overline{\mathbf{z}}_{a}$
$\mathrm{z}_{\mathrm{b}} \overline{\mathbf{z}}_{\mathrm{b}}$

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

| SYMBOL | PARAMETER | 93XX | 93L | UNITS | CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min Max | Min Max |  |  |
| los | Output Short Circuit Current |  | -10 -40 | mA | VCC $=$ Max, VOUT $=0 \mathrm{~V}$ |
| Icc | Power Supply Current | 44 | 11.5 | mA | $\mathrm{Vcc}=\mathrm{Max}$ |

AC CHARACTERISTICS: $\mathrm{V}_{C C}=+5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ (See Section 3 for waveforms and load definitions)

| SYMBOL | PARAMETER | 93XX | 93L | UNITS | CONDITIONS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $C_{L}=15 \mathrm{pF}$ | $C L=15 \mathrm{pF}$ |  |  |
|  |  | Min Max | Min Max |  |  |
| tPLH tPHL | Propagation Delay So to $Z_{a}$ | $\begin{aligned} & 29 \\ & 27 \end{aligned}$ | $\begin{aligned} & 70 \\ & 60 \end{aligned}$ | ns | Figs. 3-1, 3-5 |
| $\begin{aligned} & \text { tPLH } \\ & \text { tPHL } \end{aligned}$ | Propagation Delay So to $\overline{Z_{a}}$ | $\begin{aligned} & 21 \\ & 21 \end{aligned}$ | $\begin{aligned} & 55 \\ & 50 \end{aligned}$ | ns | Figs. 3-1, 3-20 |
| $\begin{aligned} & \text { tPLH } \\ & \text { tPHL } \end{aligned}$ | Propagation Delay $l_{0 a}$ to $Z_{a}$ | $\begin{aligned} & 12 \\ & 13 \\ & \hline \end{aligned}$ | $\begin{aligned} & 40 \\ & 60 \end{aligned}$ | ns | Figs. 3-1, 3-4 |
| $\begin{aligned} & \text { tPLH } \\ & \text { tPHL } \end{aligned}$ | Propagation Delay loa to $\mathrm{Za}_{\mathrm{a}}$ | $\begin{array}{r} 20 \\ 21 \\ \hline \end{array}$ | $\begin{aligned} & 70 \\ & 65 \end{aligned}$ | ns | Figs. 3-1, 3-5 |

