

Low Cost 16-Bit Sampling ADC

AD1380

FEATURES


Complete Sampling 16-Bit ADC with Reference and Clock

50 kHz Throughput ±1/2 LSB Nonlinearity Low Noise SHA: 300 μV p-p 32-Lead Hermetic DIP Parallel Output Low Power: 900 μW

APPLICATIONS

Medical and Analytical Instrumentation Signal Processing Data Acquisition Systems Professional Audio Automatic Test Equipment (ATE) Telecommunications

FUNCTIONAL BLOCK DIAGRAM



NC = NO CONNECT

PRODUCT DESCRIPTION

The AD1380 is a complete, low cost 16-bit analog-to-digital converter, including internal reference, clock and sample/hold amplifier. Internal thin-film-on-silicon scaling resistors allow analog input ranges of ± 2.5 V, ± 5 V, ± 10 V, 0 V to ± 5 V and 0 V to ± 10 V.

Important performance characteristics of the AD1380 include maximum linearity error of $\pm 0.003\%$ of FSR (AD1380KD) and maximum 16-bit conversion time of 14 μs . Transfer characteristics of the AD1380 (gain, offset and linearity) are specified for the combined ADC/SHA, so total performance is guaranteed as a system. The AD1380 provides data in parallel and serial form with corresponding clock and status outputs. All digital inputs and outputs are TTL or 5 V CMOS compatible.

The serial output function is nonfunctional after date code 0120.

$\label{eq:AD1380-SPECIFICATIONS} \textbf{(Typical at $T_A=25^\circ\text{C}$, $V_S=15$ V, 5 V, combined sample-and-hold A/D converter, unless otherwise noted.)}$

Model	AD1380JD	AD1380KD	Unit
RESOLUTION	16	16	Bits
ANALOG INPUTS Bipolar Unipolar	±2.5, ±5, ±10 0 to +5, 0 to +10	±2.5, ±5, ±10 0 to +5, 0 to +10	V V
DIGITAL INPUTS¹ Convert Command Logic Loading	TTL Compatible Trailing Edge of Positive 50 ns (min) Pulse 1	TTL Compatible Trailing Edge of Positive 50 ns (min) Pulse 1	LSTTL Load
TRANSFER CHARACTERISTICS ² (COMBINED ADC/SHA) Gain Error Unipolar Offset Error Bipolar Zero Error Linearity Error Differential Linearity Error Noise (10 V Unipolar) (20 V Bipolar)	$\pm 0.1 \text{ max}, \pm 0.05 \text{ typ}^3$ $\pm 0.05 \text{ max}, \pm 0.02 \text{ typ}^3$ $\pm 0.05 \text{ max}, \pm 0.02 \text{ typ}^3$ ± 0.006 ± 0.003 85 115	$\pm 0.1 \text{ max}, \pm 0.05 \text{ typ}^3$ $\pm 0.05 \text{ max}, \pm 0.02 \text{ typ}^3$ $\pm 0.05 \text{ max}, \pm 0.02 \text{ typ}^3$ ± 0.003 ± 0.003 85 115	% FSR ⁴ % FSR % FSR % FSR % FSR μV rms μV rms
THROUGHPUT Conversion Time Acquisition Time (20 V Step)	14 max 6 max	14 max 6 max	μs μs
SAMPLE AND HOLD Input Resistance Small Signal Bandwidth Aperture Time Aperture Jitter Droop Rate T_{MIN} to T_{MAX} Feedthrough	4 900 50 100 50 1 -80	4 900 50 100 50 1 -80	$\begin{array}{c} k\Omega \\ kHz \\ ns \\ ps\ rms \\ \mu V/ms \\ mV/ms \\ dB \end{array}$
DRIFT (ADC AND SHA) ⁵ Gain Unipolar Offset Bipolar Zero No Missing Codes (Guaranteed)	±20 max ±5 max (±2 typ) ±5 max (±2 typ) 0 to +70 (13 Bits)	±20 max ±5 max (±2 typ) ±5 max (±2 typ) 0 to +70 (14 Bits)	ppm/°C ppm/°C ppm/°C °C
DIGITAL OUTPUTS All Codes Complementary Clock Frequency	TTL Compatible 5 1.1	5 1.1	LSTTL Loads MHz
POWER SUPPLY REQUIREMENTS Analog Supplies Digital Supply +15 V Supply Current -15 V Supply Current +5 V Supply Current Power Dissipation	±15 ±0.5 +5 ±0.25 25 30 15 900	±15 ±0.5 +5 ±0.25 25 30 15 900	V V mA mA mA mW
TEMPERATURE RANGE Specified Operating	0 to 70 -25 to +85	0 to 70 -25 to +85	°C °C

NOTES

REV. C -2-

 $^{^{1}}$ Logic 0 = 0.8 V, max. Logic 1 = 2.0 V, min for inputs. For digital outputs, Logic 0 = 0.4 V max. Logic 1 = 2.4 V min. 2 Tested on ± 10 V and 0 V to ± 10 V ranges.

³Adjustable to zero.

⁴Full-scale range.

⁵Guaranteed but not 100% production tested.

Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS*

^{*}Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ORDERING GUIDE

Max Linearity Error	_	Package Option
		Ceramic (DH-32E) Ceramic (DH-32E)

THEORY OF OPERATION

A 16-bit A/D converter partitions the range of analog inputs into 2^{16} discrete ranges or quanta. All analog values within a given quantum are represented by the same digital code, usually assigned to the nominal midrange value. There is an inherent quantization uncertainty of $\pm 1/2$ LSB associated with the resolution, in addition to the actual conversion errors.

The actual conversion errors that are associated with A/D converters are combinations of analog errors due to the linear circuitry, matching and tracking properties of the ladder and scaling networks, reference error and power supply rejection. The matching and tracking errors in the converter have been minimized by the use of monolithic DACs that include the scaling network. The initial gain and offset errors are specified at $\pm 0.1\%$ FSR for gain and $\pm 0.05\%$ FSR for offset. These errors may be trimmed to zero by the use of external trim circuits as shown in Figures 2 and 3. Linearity error is defined for unipolar ranges as the deviation from a true straight line transfer characteristic from a zero voltage analog input, which calls for a zero digital output, to a point that is defined as full scale. The linearity error is based on the DAC resistor ratios. It is unadjustable and is the most meaningful indication of A/D converter accuracy. Differential nonlinearity is a measure of the deviation in the staircase step width between codes from the ideal least significant bit step size (Figure 1).

Monotonic behavior requires that the differential linearity error be less than 1 LSB; however, a monotonic converter can have missing codes. The AD1380 is specified as having no missing codes over temperature ranges as specified on the data page.

There are three types of drift error over temperature: offset, gain and linearity. Offset drift causes a shift of the transfer characteristic left or right on the diagram over the operating temperature range. Gain drift causes a rotation of the transfer characteristic about the zero for unipolar ranges or the minus full-scale point for bipolar ranges. The worst-case accuracy drift is the summation of all three drift errors over temperature. Statistically, however, the drift error behaves as the root-sum-squared (RSS) and can be shown as

$$RSS = \sqrt{\epsilon_G^2 + \epsilon_O^2 + \epsilon_L^2}$$

 \in_G = Gain Drift Error (ppm/°C)

 \in_{O} = Offset Drift Error (ppm of FSR/°C)

 \in_L = Linearity Error (ppm of FSR/°C)




Figure 1. Transfer Characteristics for an Ideal Bipolar A/D

DESCRIPTION OF OPERATION

On receipt of a CONVERT START command, the AD1380 converts the voltage at its analog input into an equivalent 16-bit binary number. This conversion is accomplished as follows: the 16-bit successive-approximation register (SAR) has its 16-bit outputs connected to both the device bit output pins and the corresponding bit inputs of the feedback DAC. The analog input is successively compared to the feedback DAC output, one bit at a time (MSB first, LSB last). The decision to keep or reject each bit is then made at the completion of each bit comparison period, depending on the state of the comparator at that time.

CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD1380 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



REV. C –3–

AD1380

GAIN ADJUSTMENT

The gain adjust circuit consists of a 100 ppm/°C potentiometer connected across $\pm V_S$ with its slider connected through a 300 k Ω resistor to the gain adjust Pin 3, as shown in Figure 2.

If no external trim adjustment is desired, Pin 5 (OFFSET ADJ) and Pin 3 (GAIN ADJ) may be left open.




Figure 2. Gain Adjustment Circuit (±0.2% FSR)

OFFSET ADJUSTMENT

The zero adjust circuit consists of a 100 ppm/°C potentiometer connected across $\pm V_S$ with its slider connected through a $1.8~\text{M}\Omega$ resistor to Comparator Input Pin 5 for all ranges. As shown in Figure 3, the tolerance of this fixed resistor is not critical, and a carbon composition type is generally adequate. Using a carbon composition resistor having a -1200 ppm/°C tempco contributes a worst-case offset tempco of 32 LSB₁₄ \times 61 ppm/LSB₁₄ \times 1200 ppm/°C = 2.3 ppm/°C of FSR, if the OFFSET ADJ potentiometer is set at either end of its adjustment range. Since the maximum offset adjustment required is typically no more than ± 16 LSB₁₄, use of a carbon composition offset summing resistor typically contributes no more than 1 ppm/°C of FSR offset tempco.




Figure 3. Offset Adjustment Circuit (±0.3% FSR)

An alternate offset adjust circuit, which contributes negligible offset tempco if metal film resistors (tempco <100 ppm/°C) are used, is shown in Figure 4.





Figure 4. Low Tempco Zero Adjustment Circuit

In either adjust circuit, the fixed resistor connected to Pin 5 should be located close to this pin to keep the pin connection runs short. Comparator Input Pin 5 is quite sensitive to external noise pickup and should be guarded by analog common.

TIMING

The timing diagram is shown in Figure 5. Receipt of a CONVERT START signal sets the STATUS flag, indicating conversion in progress. This, in turn, removes the inhibit applied to the gated clock, permitting it to run through 17 cycles. All the SAR parallel



- THE CONVERT START PULSE WIDTH IS 50ns MIN AND MUST REMAIN LOW DURING A CONVERSION. THE CONVERSION IS INITIATED BY THE "TRAILING EDGE" OF THE CONVERT COMMAND.
- $t_{CONV} = 14\mu s \{MAX\}, t_{ACO} = 6\mu s \{MAX\}.$ MSB DECISION.
- 3. MSB DECISION. 4. CLOCK REMAINS LOW AFTER LAST BIT DECISION.

Figure 5. Timing Diagram (Binary Code 0110011101 111010)

-4-

REV. C

bits, STATUS flip-flops and the gated clock inhibit signal are initialized on the trailing edge of the CONVERT START signal. At time t_0 , B_1 is reset and B_2 to B_{16} are set unconditionally. At t_1 , the Bit 1 decision is made (keep) and Bit 2 is reset unconditionally. This sequence continues until the Bit 16 (LSB) decision (keep) is made at t_{16} . The STATUS flag is reset, indicating that the conversion is complete and the parallel output data is valid. Resetting the STATUS flag restores the gated clock inhibit signal, forcing the clock output to the low Logic 0 state. Note that the clock remains low until the next conversion.

Corresponding parallel data bits become valid on the same positive-going clock edge.

DIGITAL OUTPUT DATA

Parallel data from TTL storage registers is in negative true form (Logic 1 = 0 V and Logic 0 = 2.4 V). Parallel data output coding is complementary binary for unipolar ranges and complementary offset binary for bipolar ranges. Parallel data becomes valid at least 20 ns before the STATUS flag returns to Logic 0, permitting parallel data transfer to be clocked on the 1 to 0 transition of the STATUS flag (see Figure 6).



Figure 6. LSB Valid to Status Low

INPUT SCALING

The AD1380 inputs should be scaled as close to the maximum input signal range as possible in order to utilize the maximum signal resolution of the A/D converter. Connect the input signal as shown in Table I. See Figure 7 for circuit details.




Figure 7. AD1380 Input Scaling Circuit

Table I. AD1380 Input Scaling Connections

Input Signal Line	Output Code	Connect Pin 4 to	Connect Pin 7 to	Connect Input Signal to
±10 V	COB	Pin 5	Input Signal	Pin 7
±5 V	COB	Pin 5	Open	Pin 6
±2.5 V	COB	Pin 5	Pin 5	Pin 6
0 V to +5 V	CSB	Open	Pin 5	Pin 6
0 V to +10 V	CSB	Open	Open	Pin 6

Pin 5 is extremely sensitive to noise and should be guarded by analog common.

Table II. Transition Values vs. Calibration Codes

Code Under Test			Lo	Low Side Transition Value		
MSB LSB	Range	±10 V	±5 V	±2.5 V	0 V to +10 V	0 V to +5 V
000 000*	+ Full Scale	+10 V -3/2 LSB	+5 V -3/2 LSB	+2.5 V -3/2 LSB	+10 V -3/2 LSB	+5 V -3/2 LSB
011 111 111 110	Mid Scale -Full Scale	0-1/2 LSB -10 V +1/2 LSB	0–1/2 LSB –5 V +1/2 LSB	0-1/2 LSB -2.5 V +1/2 LSB	+5 V-1/2 LSB 0 V +1/2 LSB	+2.5 V-1/2 LSB 0 V +1/2 LSB

NOTE

For LSB value for range and resolution used, see Table III.

REV. C –5–

^{*}Voltages given are the nominal value for transition to the code specified.

Table III. Input Voltage Range and LSB Values	Table III.	Input	Voltage	Range and	LSB	Values
---	------------	-------	---------	-----------	-----	--------

Analog Input Voltage Range		±10 V	±5 V	±2.5 V	0 V to +10 V	0 V to +5 V
Code Designation		COB ¹ or CTC ²	COB ¹ or CTC ²	COB ¹ or CTC ²	CSB ³	CSB ³
One Least FSR	FSR	20 V	10 V	$\frac{5 \text{ V}}{2^{\text{n}}}$	10 V	5 V
Significant (Bit FSR)	2 ⁿ	2 ⁿ	2 ⁿ		2 ⁿ	2 ⁿ
	n = 8	78.13 mV	39.06 mV	19.53 mV	39.06 mV	19.53 mV
	n = 10	19.53 mV	9.77 mV	4.88 mV	9.77 mV	4.88 mV
	n = 12	4.88 mV	2.44 mV	1.22 mV	2.44 mV	1.22 mV
	n = 13	2.44 mV	1.22 mV	0.61 mV	1.22 mV	0.61 mV
	n = 14	1.22 mV	0.61 mV	0.31 mV	0.61 mV	0.31 mV
	n = 15	0.61 mV	0.31 mV	0.15 mV	0.31 mV	0.15 mV

NOTES

CALIBRATION (14-BIT RESOLUTION EXAMPLES)

External ZERO ADJ and GAIN ADJ potentiometers, connected as shown in Figures 2 and 3, are used for device calibration. To prevent interaction of these two adjustments, zero is always adjusted first and then gain. Zero is adjusted with the analog input near the most negative end of the analog range (0 for unipolar and –FS for bipolar input ranges). Gain is adjusted with the analog input near the most positive end of the analog range.

0 to +10 V Range: Set analog input to +1 LSB₁₄ = 0.00061 V. Adjust zero for digital output = 11111111111110. Zero is now calibrated. Set analog input to +FSR – 2 LSB = +9.99878 V. Adjust gain for 00000000000001 digital output code; full scale (gain) is now calibrated. Half-scale calibration check: set analog input to +5.00000 V; digital output code should be 011111111111111.

−10 V to +10 V Range: Set analog input to −9.99878 V; adjust zero for 11111111111110 digital output (complementary offset binary) code. Set analog input to 9.99756 V; adjust gain for 00000000000001 digital output (complementary offset binary) code. Half-scale calibration check: set analog input to 0.00000 V; digital output (complementary offset binary) code should be 011111111111111.

Other Ranges: Representative digital coding for 0 V to +10 V and -10 V to +10 V ranges is given above. Coding relationships and calibration points for 0 V to +5 V, -2.5 V to +2.5 V and -5 V to +5 V ranges can be found by halving proportionally the corresponding code equivalents listed for the 0 V to +10 V and -10 V to +10 V ranges, respectively, as indicated in Table II.

Zero and full-scale calibration can be accomplished to a precision of approximately $\pm 1/2$ LSB using the static adjustment procedure described above. By summing a small sine or triangular wave voltage with the signal applied to the analog input, the output can be cycled through each of the calibration codes of interest to more accurately determine the center (or end points) of each discrete quantization level. A detailed description of this dynamic calibration technique is presented in *Analog-Digital Conversion Handbook*, edited by D. H. Sheingold, Prentice-Hall, Inc., 1986.




Figure 8. Analog and Power Connections for Unipolar 0 V to 10 V Input Range




Figure 9. Analog and Power Connections for Bipolar –10 V to +10 V Input Range

-6- REV. C

¹COB = Complementary Offset Binary.

²CTC = Complementary Twos Complement—achieved by using an inverter to complement the most significant bit to produce (MSB).

³CSB = Complementary Straight Binary.

AD1380

GROUNDING, DECOUPLING AND LAYOUT CONSIDERATIONS

Many data acquisition components have two or more ground pins that are not connected together within the device. These "grounds" are usually referred to as the Logic Power Return, Analog Common (Analog Power Return) and Analog Signal Ground. These grounds (Pins 8 and 30) must be tied together at one point for the AD1380 as close as possible to the converter. Ideally, a single, solid analog ground plane under the converter would be desirable. Current flows through the wires and etch stripes on the circuit cards, and since these paths have resistance and inductance, hundreds of millivolts can be generated between the system analog ground point and the ground pins of the AD1380. Separate wide conductor stripe ground returns should be provided for high resolution converters to minimize noise and IR losses from the current flow in the path from the converter to the system ground point. In this way, AD1380 supply currents and other digital logic-gate return currents are not summed into the same return path as analog signals where they would cause measurement errors.

Each of the AD1380 supply terminals should be capacitively decoupled as close to the AD1380 as possible. A large value capacitor such as 1 μF in parallel with a 0.1 μF capacitor is usually sufficient. Analog supplies are to be bypassed to the Analog Power Return pin and the logic supply is bypassed to the Logic Power Return pin.

The metal cover is internally grounded with respect to the power supplies, grounds and electrical signals. Do not externally ground the cover.

APPLICATION

AD1380 Dynamic Performance

High performance sampling analog-to-digital converters like the AD1380 require dynamic characterization to ensure that they meet or exceed their desired performance parameters for signal processing applications. Key dynamic parameters include signal-to-noise ratio (SNR) and total harmonic distortion (THD), which are characterized using Fast Fourier Transform (FFT) analysis techniques.

The results of that characterization are shown in Figure 10. In the test, a 13.2 kHz sine wave is applied as the analog input (f_0) at a level of 10 dB below full scale; the AD1380 is operated at a word rate of 50 kHz (its maximum sampling frequency).




Figure 10.

The results of a 1024-point FFT demonstrate the exceptional performance of the converter, particularly in terms of low noise and harmonic distortion.

In Figure 10, the vertical scale is based on a full-scale input referenced as 0 dB. In this way, all (frequency) energy cells can be calculated with respect to full-scale rms inputs.

The resulting signal-to-noise ratio is 83.2 dB, which corresponds to a noise floor of -93.2 dB.

Total harmonic distortion is calculated by adding the rms energy of the first four harmonics and equals –97.5 dB. Increasing the input signal amplitude to –0.4 dB of full scale causes THD to increase to –80.6 dB as shown in Figure 11.




Figure 11.

REV. C -7-

AD1380

At lower input frequencies, however, THD performance is improved. Figure 12 shows a full-scale (-0.3 dB) input signal at 1.41 kHz. THD is now -96.0 dB.




Figure 12.

The ultimate noise floor can be seen with low level input signals of any frequency. In Figure 13, the noise floor is at –94 dB, as demonstrated with an input signal of 24 kHz at 39.8 dB.





Figure 13.

OUTLINE DIMENSIONS

32-Lead Bottom-Brazed Ceramic DIP [BBCDIP/H]

(DH-32E)

Dimensions shown in inches and (millimeters)



CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN

Revision History

Location	Page
5/03—Data Sheet changed from REV. B to REV. C.	
Removed serial output function and updated format	Universal
Change to PRODUCT DESCRIPTION	1
Change to FUNCTIONAL BLOCK DIAGRAM	1
Change to Figure 5	4
Deleted text from DIGITAL OUTPUT DATA section	5
Deleted Figure 7 and renumbered remainder of figures	5
Undated OUTLINE DIMENSIONS	S

–8– REV. C