



Low Power, +2.5 V to +5.5 V, 50 MHz Complete DDS

Preliminary Technical Information

AD9834

FEATURES

- +2.5 V to +5.5 V Power Supply
- 50 MHz Speed
- Low Jitter Clock Output
- Sine Output/Triangular Output
- Serial Loading
- Power-Down Option
- Narrowband SFDR > 72 dB
- 20 mW Power Consumption at 3 V
- 20-Pin TSSOP

APPLICATIONS

- Test Equipment
- Slow Sweep Generator
- DDS Tuning
- Digital Modulation

GENERAL DESCRIPTION


This DDS device is a numerically controlled oscillator employing a phase accumulator, a sine look-up table and a D/A converter integrated on a single CMOS chip. Clock rates up to 50 MHz are supported with a

power supply from 2.5 V to 5.5 V. Modulation capabilities are provided for phase modulation and frequency modulation. Frequency accuracy can be controlled to one part in 0.25 billion. Modulation is effected by loading registers through the serial interface.

The SIN ROM can be bypassed so that a linear up/down ramp is output from the DAC. Also, if a clock output is required, the sign data bit can be output.

The digital section is driven by an on-board regulator which steps down the applied DVDD to +2.5 V. The analog and digital sections are independent and can be run from different power supplies i.e. AVDD can equal 5 V with DVDD equal to 3 V, etc. A power-down pin allows external control of a power-down mode. In addition, sections of the device which are not being used can be powered down to minimise the current consumption. For example, the DAC can be powered down when a clock output is being generated. The part is available in a 24-pin TSSOP package.

FUNCTIONAL BLOCK DIAGRAM



REV PrF 04/01

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 617/329-4700 Fax: 617/326-8703

PRELIMINARY TECHNICAL DATA

AD9834

PRELIMINARY TECHNICAL DATA

SPECIFICATIONS¹

($V_{DD} = +2.5\text{ V to }+5.5\text{ V}$; $AGND = DGND = 0\text{ V}$; $T_A = T_{MIN}$ to T_{MAX} ; $R_{SET} = 3.9\text{ kW}$;
 $R_{LOAD} = 200\text{ W}$ for IOUT and IOUTB unless otherwise noted)

Parameter	AD9834B	Units	Test Conditions/Comments
SIGNAL DAC SPECIFICATIONS			
Resolution	10	Bits	
Update Rate (f_{MAX})	50	MSPS max	
I _{OUT} Full Scale	3	mA max	
Output Compliance	1	V max	
DC Accuracy			
Integral Nonlinearity	±1	LSB typ	
Differential Nonlinearity	±0.5	LSB typ	
DDS SPECIFICATIONS			
Dynamic Specifications			
Signal to Noise Ratio	50	dB min	$f_{MCLK} = f_{MAX}$, $f_{OUT} = 3\text{ kHz}$
Total Harmonic Distortion	-53	dBc max	$f_{MCLK} = f_{MAX}$, $f_{OUT} = 3\text{ kHz}$
Spurious Free Dynamic Range (SFDR)			
Wideband (± 2 MHz)	50	dBc min	$f_{MCLK} = f_{MAX}$, $f_{OUT} = f_{MCLK}/3$
	55	dBc min	$f_{MCLK} = f_{MAX}$, $f_{OUT} = 1\text{ MHz}$
NarrowBand (± 50 kHz)	72	dBc min	$f_{MCLK} = f_{MAX}$, $f_{OUT} = f_{MCLK}/3$
	75	dBc min	$f_{MCLK} = f_{MAX}$, $f_{OUT} = 1\text{ MHz}$
Clock Feedthrough	-55	dBc typ	
Wake Up Time	1	ms typ	
Power-Down Option	Yes		
COMPARATOR			
Logic '1' Voltage	AVDD - 0.9	V min	
Logic '0' Voltage	0.4	V min	
Propagation Delay (15 pF Load)	10	ns min	
Rise/Fall Time (15 pF Load)	5	ns max	
Output Jitter	80	ps (p-p)	
Input Capacitance	3	pF typ	
Input Resistance	500	kW typ	
Input Current	±12	mA min/max	
Input Voltage Range	0/AVDD	V min/max	
Comparator Offset	±30	mV min/max	
VOLTAGE REFERENCE			
Internal Reference @ +25°C	1.23	Volts typ	
T_{MIN} to T_{MAX}	1.23 ± 7%	Volts min/max	
REFIN Input Impedance	1	KW typ	
Reference TC	100	ppm/°C typ	
LOGIC INPUTS			
V_{INH} , Input High Voltage	$V_{DD}-0.9$ $V_{DD} - 0.5\text{ V}$	V min V min	+3.6 V to +5 V Power Supply +2.7 V to +3.6 V Power Supply
V_{INL} , Input Low Voltage	2	V min	+2.5 V to + 2.7 V Power Supply
I_{INH} , Input Current	0.9	V max	+3.6 V to +5 V Power Supply
C_{IN} , Input Capacitance	0.5	V max	+2.5 V to + 3.6 V Power Supply
	10	µA max	
	10	pF max	
POWER SUPPLIES			
AVDD	2.5/5.5	V min/V max	$f_{OUT} = f_{MCLK}/3$
DVDD	2.5/5.5	V min/V max	
I_{AA}	5	mA max	
I_{DD}	1 + 0.04/MHz	mA typ	
$I_{AA} + I_{DD}^2$	7	mA typ	3 V Power Supply
	10	mA max	
	10	mA typ	5 V Power Supply
	15	mA max	
Low Power Sleep Mode	0.25	mA typ	

NOTES

¹Operating temperature range is as follows: B Version: -40°C to +85°C.

²Measured with the digital inputs static and equal to 0 V or DVDD.

Specifications subject to change without notice.

TIMING CHARACTERISTICS ($V_{DD} = +2.5\text{ V to }+5.5\text{ V}$; AGND = DGND = 0 V, unless otherwise noted)

Parameter	Limit at T_{MIN} to T_{MAX} (B Version)	Units	Test Conditions/Comments
t_1	20	ns min	MCLK Period
t_2	8	ns min	MCLK High Duration
t_3	8	ns min	MCLK Low Duration
t_4	25	ns min	SCLK Period
t_5	10	ns min	SCLK High Duration
t_6	10	ns min	SCLK Low Duration
t_7	5	ns min	$\overline{\text{FSYNC}}$ to $\overline{\text{SCLK}}$ Falling Edge Setup Time
t_8	10 SCLK - 5	ns min ns max	$\overline{\text{FSYNC}}$ to SCLK Hold Time
t_9	5	ns min	Data Setup Time
t_{10}	3	ns min	Data Hold Time
t_{11}	8	ns min	FSELECT, PSEL0, PSEL1 Setup Time Before MCLK Rising Edge
t_{11A} *	8	ns min	FSELECT, PSEL0, PSEL1 Setup Time After MCLK Rising Edge

*See Pin Description Section.

Guaranteed by design but not production tested.




Figure 1. Master Clock




Figure 2. Serial Timing




Figure 3. Control Timing

AD9834

PRELIMINARY TECHNICAL DATA

ABSOLUTE MAXIMUM RATINGS*

(T_A = +25°C unless otherwise noted)

AVDD to AGND	-0.3 V to +7 V
DVDD to DGND	-0.3 V to +7 V
AVDD to DVDD	-0.3 V to +0.3 V
AGND to DGND	-0.3 V to +0.3 V
Digital I/O Voltage to DGND		-0.3 V to DVDD + 0.3 V
Analog I/O Voltage to AGND		-0.3 V to AVDD + 0.3 V
Operating Temperature Range		
Industrial (B Version)	-40°C to +85°C
Storage Temperature Range	-65°C to +150°C
Maximum Junction Temperature	+150°C
TSSOP θ_{JA} Thermal Impedance	158°C/W
Lead Temperature, Soldering		
Vapor Phase (60 sec)	+215°C
Infrared (15 sec)	+220°C
ESD Rating	> 4500 V


*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option*
AD9834BRU	-40°C to +85°C	20-Pin TSSOP	RU-16

*RU = Thin Shrink Small Outline Package (TSSOP).

PIN CONFIGURATION



TERMINOLOGY

Integral Nonlinearity

This is the maximum deviation of any code from a straight line passing through the endpoints of the transfer function. The endpoints of the transfer function are zero scale, a point 0.5 LSB below the first code transition (000...00 to 000...01) and full scale, a point 0.5 LSB above the last code transition (111...10 to 111...11). The error is expressed in LSBs.

Differential Nonlinearity

This is the difference between the measured and ideal 1 LSB change between two adjacent codes in the DAC.

Output Compliance

The output compliance refers to the maximum voltage which can be generated at the output of the DAC to meet the specifications. When voltages greater than that specified for the output compliance are generated, the AD9834 may not meet the specifications listed in the data sheet.

Spurious Free Dynamic Range

Along with the frequency of interest, harmonics of the fundamental frequency and images of the MCLK frequency are present at the output of a DDS device. The spurious free dynamic range (SFDR) refers to the largest spur or harmonic which is present in the band of interest. The wide band SFDR gives the magnitude of the largest harmonic or spur relative to the magnitude of the fundamental frequency in the bandwidth ± 2 MHz about the fundamental frequency. The narrow band SFDR gives the attenuation of the largest spur or harmonic in a bandwidth of ± 50 kHz about the fundamental frequency.

Clock Feedthrough

There will be feedthrough from the MCLK input to the analog output. Clock feedthrough refers to the magnitude of the MCLK signal relative to the fundamental frequency in the AD9834's output spectrum.

PRELIMINARY TECHNICAL INFORMATION

AD9834

PIN DESCRIPTION

Mnemonic	Function
POWER SUPPLY	
AVDD	Positive power supply for the analog section. A 0.1 μ F decoupling capacitor should be connected between AVDD and AGND. AVDD can have a value from +2.5 V to +5.5 V.
AGND	Analog Ground.
DVDD	Positive power supply for the digital section. A 0.1 μ F decoupling capacitor should be connected between DVDD and DGND. DVDD can have a value from +2.5 V to +5.5 V.
DGND	Digital Ground.
CAP/2.5 V	The digital circuitry operates from a +2.5 V power supply. This +2.5 V is generated from DVDD using an on board regulator. The regulator requires a decoupling capacitor which is connected from CAP/2.5V to DGND. If DVDD equals +2.5 V, CAP/2.5 V should be shorted to DVDD.
ANALOG SIGNAL AND REFERENCE	
IOUT, IOUTB	Current Output. This is a high impedance current source. A load resistor should be connected between IOUT and AGND. IOUTB should be tied directly to AGND or through an external load resistor to AGND.
FS ADJUST	Full-Scale Adjust Control. A resistor (R_{SET}) is connected between this pin and AGND. This determines the magnitude of the full-scale DAC current. The relationship between R_{SET} and the full-scale current is as follows: $IOUT_{FULL-SCALE} = 12.5 \times V_{REFIN} R_{SET}$ $V_{REFIN} = 1.23 \text{ V nominal}, R_{SET} = 3.9 \text{ k}\Omega \text{ typical}$
REFOUT	Voltage Reference Output. The AD9834 is used with a 1.23 V reference which is supplied internally. This reference is also made available on the REFOUT pin. It has a value of 1.23 V nominal.
COMP	Compensation pin. This is a compensation pin for the internal reference amplifier. A 10 nF decoupling ceramic capacitor should be connected between COMP and AVDD.
VIN	Input to comparator. The comparator can be used to generate a square wave from the sinusoidal DAC output. The DAC output should be filtered appropriately before being applied to the comparator to improve jitter. When bit SIGNPIB in the control register is set to 1, the comparator input is disconnected from VIN. Instead, the NCO's MSB is fed to the comparator input.
SIGN BIT OUT	Comparator Output. Along with feeding the DAC output into the comparator, the MSB from the NCO can also be output on this pin. When bit SIGNPIB in the control register is set to 1, the NCO's MSB is output. When this bit equals zero, the comparator is connected externally and can be used to convert the DAC's sinusoidal output into a square waveform.
DIGITAL INTERFACE AND CONTROL	
MCLK	Digital Clock Input. DDS output frequencies are expressed as a binary fraction of the frequency of MCLK. The output frequency accuracy and phase noise are determined by this clock.
FSELECT	Frequency Select Input. FSELECT controls which frequency register, FREQ0 or FREQ1, is used in the phase accumulator. The frequency register to be used can be selected using the pin FSELECT or the bit FSELECT. FSELECT is sampled on the rising MCLK edge. FSELECT needs to be in steady state when an MCLK rising edge occurs. If FSELECT changes value when a rising edge occurs, there is an uncertainty of one MCLK cycle as to when control is transferred to the other frequency register. To avoid any uncertainty, a change on FSELECT should not coincide with an MCLK rising edge. When the bit is being used to select the frequency register, the pin FSELECT should be tied to DGND.
PSEL	Phase Select Input. The AD9834 has two phase registers. These registers can be used to alter the value being input to the SIN ROM. The contents of the phase register can be added to the phase accumulator output, the input PSEL selecting the phase register to be used. Like the FSELECT input, PSEL is sampled on the rising MCLK edge. Therefore, this input needs to be in steady state when an MCLK rising edge occurs or there is an uncertainty of one MCLK cycle as to when control is transferred to the selected phase register. When the phase registers are being controlled by the bit PSEL, the pin should be tied to DGND.
SCLK	Serial Clock, Logic Input. Data is clocked into the AD9834 on each falling SCLK edge.
SDATA	Serial Data In, Logic Input. The 16-bit serial data word is applied to this input.
FSYNC	Data Synchronisation Signal, Logic Input. When this input is taken low, the internal logic is informed that a new word is being loaded into the device.
RESET	RESET, active high digital input. RESET resets the phase accumulator to zero which corresponds to an analog output of midscale.

AD9834

PRELIMINARY TECHNICAL DATA

SLEEP	Low Power Control, active high digital input. SLEEP puts the AD9834 into a low power mode. Internal clocks are disabled and the DAC's current sources are turned off. The AD9834 is re-enabled by taking SLEEP low.
-------	---

Table I. Frequency/Phase Registers

Register	Size	Description
FREQ0 REG	28 Bits	Frequency Register 0. This defines the output frequency, when FSELECT = 0, as a fraction of the MCLK frequency.
FREQ1 REG	28 Bits	Frequency Register 1. This defines the output frequency, when FSELECT = 1, as a fraction of the MCLK frequency.
PHASE0 REG	12 Bits	Phase Offset Register 0. When PSEL = 0, the contents of this register are added to the output of the phase accumulator.
PHASE1 REG	12 Bits	Phase Offset Register 1. When PSEL = 1, the contents of this register are added to the output of the phase accumulator.

Table 2. Frequency Register Bits

D15	D14	D13		D0
0	1	MSB	14 FREQ0 REG BITS	LSB
1	0	MSB	14 FREQ1 REG BITS	LSB

Table 3. Phase Register Bits

D15	D14	D13	D12	D11		D0
1	1	0	X	MSB	12 PHASE0 REG BITS	LSB
1	1	1	X	MSB	12 PHASE1 REG BITS	LSB

Table 4. Control Register

D15	D14	D13		D0
0	0		CONTROL BITS	


Table 5. Control Register Bits

Bit Name	Function
D13 B28	Two write operations are required to load a new word into the FREQ registers. When the complete register is being loaded with a new 28-bit word, B28 can be set to 1. The first write to address 01 or 10 contains the 14 LSBs of the frequency word. The next write to this address will contain the 14 MSBs. When B28 is set to 0, the frequency register operates as 2 registers, one containing the 14 MSBs and the other containing the 14 LSBs. To alter the 14 MSBs or the 14 LSBs, a single write is made to the FREQ address while D12 of the control register informs the AD9834 whether the bits are MSBs or LSBs.
D12 HLB	When B28 is set to 0, the 14 MSBs of the frequency word can be altered independent of the 14 LSBs and vice versa. A single write is made to the appropriate frequency address while the HLB bit indicates whether the 14 bits being loaded are being transferred to the 14 MSBs or 14 LSBs of the register. This allows the user to continuously load the MSBs or LSBs while ignoring the remaining 14 bits. This is useful if the complete 28 bit resolution is not required. When HLB equals 1, the 14 bits of data are transferred into the 14 MSBs of the frequency register. When HLB equals 0, the 14 LSBs of the frequency register are loaded.
D11 FSELECT	This is the FSELECT bit.
D10 PSEL	This is the PSEL bit.
D9 PIN/SW	The RESET, FSELECT, PSEL and SLEEP functions can be controlled via bits in the control register or pins. PIN/SW selects the source of control for these functions. When this bit equals 0, the PHASE/FREQ registers are selected using the bits FSELECT and PSEL. The device can be reset using the RESET bit and the part is powered down using the SLEEP12 bit. When PIN/SW equals 1, the registers are selected using the FSELECT and PSEL pins. The RESET pin is used

PRELIMINARY TECHNICAL INFORMATION

AD9834

- to reset the phase accumulator while the device is powered down using the SLEEP pin.
- D8 RESET This bit resets the phase accumulator to zero which corresponds to an analog output of midscale. The bit is set to 1 to perform a reset. The accumulator will remain in the reset condition until RESET is set to 0.
- D7 SLEEP1 When this bit is set to 1, the internal clock is disabled. The DAC output will remain at its present value as the NCO is no longer accumulating.
- D6 SLEEP12 When this bit equals 1, the DAC is powered down. This is useful when the AD9834 is used to output the NCO's MSB only. In this case, the DAC is not required so, it can be powered down to reduce the power consumption.
- D5 OPBITEN When this bit is set to 1, the MSB from the phase accumulator is routed to pin SIGN BIT OUT. It can be sent directly to the pin or, it can be divided by 2 prior to being output. Bit PIHB determines whether the square wave generated by the MSB is divided by 2 before being output. When OPBITEN equals 0, there is no output at SIGN BIT OUT.
- D4 SIGNPIB When this bit is set to 0, the MSB from the phase accumulator is connected to pin SIGN BIT OUT, the square wave being divided by one or divided by two before being output. Bit PIHB determines the frequency of the square wave. When SIGNPIB equals 1, the on board comparator is connected to SIGN BIT OUT. After filtering the sinusoidal output from the DAC appropriately, the waveform can be applied to the comparator to generate a square waveform.
- D3 PIHB This bit is used in association with OPBITEN. When OPBITEN equals 1, the MSB is output on pin SIGN BIT OUT to generate a square wave. When PIHB equals 0, the square wave is divided by 2 before being output. When PIHB equals 1, the MSB is passed directly to the output.
- D2 Reserved This bit must be set to 0.
- D1 MODE When MODE is set to 0 with SLEEP1 equal to zero, the ROM is used to convert the phase information into amplitude information which results in a sinusoidal signal at the output. When MODE is set to 1 and SLEEP1 is set to 0, the ROM is bypassed and the phase information from the phase accumulator is sent directly to the DAC which results in a ramp output. This bit must be set to 0.
- D0 Reserved This bit must be set to 0.



DB15	DB14	DB13	DB12	DB11	DB10	DB9	DB8	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
ADDRS	B28	HLB	FSEL	PSEL	PIN/SW	RESET	SLEEP1	SLEEP12	OPBITEN	SIGN/PI	PIHB	0	MODE	0	

Figure 4. Function of Control Bits