PLL frequency synthesizer for tuners BU2614 / BU2614FS

The BU2614 PLL frequency synthesizers work up through the FM band. Featuring low radiation noise, low power dissipation, and highly sensitive built-in RF amps, they support an IF count function.

Applications

Tuners (Mini components, radio cassette players, radio equipment, etc.)

Features

- 1) Built-in high-speed prescaler can divide 130MHzVCO.
- Reference oscillation of 75kHz keeps unnecessary radiation noise to a low level.
- Low current dissipation (during operation: 4mA, PLL OFF 100μA).
- In addition to the standard FM and AM, also offers the following 7 frequencies: 25kHz, 12.5kHz, 6.25kHz, 3.125kHz, 5kHz, 3kHz, and 1kHz.
- 5) Counter for measurement of intermediate frequencies.
- 6) Unlock detection.
- Three output ports (open drain). The BU2615, with seven output ports, is also available.
- 8) Serial data input (CE, CK, DA).

Para	ameter	Symbol	Limits	Unit	Conditions
Power supply	y voltage	Vdd	VDD -0.3~+7.0		V _{DD1} , V _{DD2}
Maximum in	out voltage 1	VIN1	-0.3~+7.0	V	CE,CK,DA
Maximum in	out voltage 2	Vin2	-0.3~Vdd+0.3	V	XIN,FMIN,AMIN,IFIN
Maximum ou	tput voltage 1	Vout1	-0.3~+10.0	V	P0, P1, P2, CD
Maximum ou	tput voltage 2	Vout2	-0.3~VDD0.3	V	PD1, XOUT
Maximum ou	tput current	Ιουτ	0~+3.0	mA	P0, P1, P2, CD
Power	BU2614	D -	1000*1		
dissipation	BU2614FS	PD	500* ²	mW	
Operating te	mperature	Topr	-10~+75	ç	
Storage tem	perature	Tstg	-55~+125	ĉ	

•Absolute maximum ratings (Ta = 25° C)

*1 Reduced by 10mW for each increase in Ta of 1°C over 25°C.


*2 Reduced by 5mW for each increase in Ta of 1°C over 25°C.

• Recommended operating conditions (Ta = 25° C)


Parameter	Symbol	Limits	Unit
Bower oursely voltage	V _{DD1}	2.7~6.0	V
Power supply voltage	V _{DD2}	4.0~6.0	V



Block diagram



Pin assignments






Pin descriptions

Pin No.	Symbol	Pin name	Function	1/0	
1	XOUT	Crystal oscillation	For generation of standard frequency and internal clock.	OUT	
2	XIN	Crystal Oscillation	Connected to 75 kHz crystal resonator.	IN	
3	CE	Chip enable	When CE is H, DA is synchronous with the rise of CK and read		
4	СК	Serial data	to the internal shift register. DA is then latched at the timing of the fall of CE. Also, output data is output from the CD terminal	IN	
5	DA	Clock signal	synchronous to the rise of CK.		
6	CD	Count data	Frequency data and unlock data are output.		
7	P0	Ordenstand	Ocentrelle diese the basis of insud date	Nch open drain	
8	P1	Output port	Controlled on the basis of input data.		
9	IFIN	IF input	Input for frequency measurement.	IN	
10	P2	Output port	Controlled on the basis of input data.	Nch open drain	
11	AMIN	AM input	Local input for AM	IN	
12	FMIN	FM input	Local input for FM	IN	
13	VDD2	Power supply 2	4.0V to 6.0V applied for high-speed circuit power supply.	_	
14	VDD1	Power supply 1	Power supply for logic. 2.7V to 6.0V	-	
15	PD1	Phase comparison output	High level when value obtained by dividing local output is higher than standard frequency. Low level when value is lower. High	3-state	
16	16 Vss GROUND		impedance when value is same.	_	

●Electrical characteristics (unless otherwise noted, Ta = 25°C, V_{DD}1 = V_{DD}2 = 5.0V)

Devemeter	Ourse had	h đim.	Turn	Max	1 funit	Conditions
Parameter	Symbol	Min.	Тур.	Max.	Unit	
Power supply current 1	DD1	_	5.0	10.0	mA	FMIN=130MHz, 100mVrms 13-pin current
Power supply current 2	DD2	-	100	150	μA	14-pin current
Quiescent current	DD3	-	150	300	μA	No input,, PLL=OFF 13-pin current
Input high level voltage	Vн	4.0	_	_	V	CE, CK, DA terminals
Input low level voltage	Vı∟	_	_	1.0	V	CE, CK, DA terminals
Input high level current 1	Іінт	-	-	1.0	μA	CE, CK, DA terminals VIN=VDD
Input high level current 2	IH2	—	0.3	—	μA	XIN terminal VIN=VDD
Input high level current 3	Інз	-	6.0	—	μA	FMIN, AMIN, IFIN terminals VIN=VDD
Input low level current 1	lı∟1	-1.0	-	-	μA	CE, CK, DA terminals VIN=Vss
Input low level current 2	l ı∟2	-	-0.3	-	μA	XIN terminals VIN=Vss
Input low level current 3	lı∟з	-	-6.0	_	μA	FMIN, AMIN, IFIN terminals VIN=Vss
Output low level voltage 1	Vol1	-	0.2	0.5	V	Po, P1, P2, CD lo=1.0mA
Off level leakage current 1	OFF1	-	-	1.0	μA	Po, P1, P2, CD Vo=10V
Output low level voltage 2	Vol2	-	0.1	0.5	V	FMIN, AMIN, IFIN IOUT=0.1mA
Output high level voltage	Vон	VDD-1.0	VDD-0.3	—	V	PD1 Iout=-1.0mA
Output low level voltage	Vol	-	0.2	1.0	V	PD1 Iout=1.0mA
Off level leakage current 2	OFF2	-	-	100	nA	PD1 VOUT=VDD
Off level leakage current 3	I OFF3	-100	_	_	nA	PD1 Vout=Vss
Internal feedback resistor 1	RF1	-	10	_	MΩ	XIN
Internal feedback resistor 2	RF2	-	500	_	kΩ	FMIN, ANIN, IFIN
Input frequency 1	FIN1	10	75	160	kHz	XIN, sine wave, C coupling
Input frequency 2	FIN2	10	_	130	MHz	FMIN, sine wave, C coupling VIN=50mVrms
Input frequency 3	FIN3	0.4	—	30	MHz	AMIN1, sine wave, C coupling Vin=70mVrms
Input frequency 4	FIN4	0.4	—	16	MHz	IFIN, sine wave, C coupling V IN=70mVrms
Maximum input amplitude	FINMAX	-	_	1.5	Vrms	XIN, FMIN, AMIN, IFIN, sine wave, C coupling
Minimum pulse width	TW	-	1.0	-	μs	CK, DA
Input rise time	TR	-	_	500	ns	CE, CK, DA
Input fall time	TF	-	_	500	ns	CE, CK, DA


Input data format



 $T_1 \ge 15 \,\mu\,s$ $T_2, T_3 > 1 \,\mu\,s$ $T_4 > 0 \,\mu\,s$ $T_5 < 15 \,\mu\,s$

Do	D1	D2	Dз	D4	D5	De	D7	Ds	D۹	D10	D 11	D12	D13	D 14	D15
⊷lı	←Input done from D₀.														
P٥	P1	P2	*	*	*	*	СТ	R₀	R1	R2	S	PS	*	GT	TS
-	* : Irrelevant														

Output data format CE output is LO.



Output data includes pullup resistance.

T1, T2≥1μ\$

Output data format

Co	C1	C2	C3	C4	C₅	C6	C7	C8	C9	C10	C11	C12	C13	C14	C15
								C 17	C18	C19	U₀	U1	U2	U₃	
← Input done from C₀.															

* Data output only possible when CT = 1 or GT = 1.

Explanation of the data

(1) Division data: For D_0 through D_{15} (When S = 1, use D_4 through $D_{15.}$)

						-												
	Do	C)1	D2	D₃	D4	D5	D6	D7	Ds	D9	D10	D	11	D12	D13	D14	D15
		nples e ratio		100(C);÷2=	550(D)	=226	(H) S	=0, F	S=0	Divide	ratio is	dou	ible	the se	et value).	
	0	1	1	1	0	0	1	0	0	0	1	0	0		0	0	0	0
	Divid	e ratio	o=1 [∙]	107(D)=453	B(H) S	S=1, P	S=1										
	1	1	0		0	1	0	1	0	0	0	1	0		0	0	0	0
	Divide ratio=926(D)=39E(H) S=1, PS=0																	
	×	Х	×		×	0	1	1	1	1	0	0	1		1	1	0	0
(2)	 CT: Frequency measurement beginning data 1: Beginning of measurement 0: Internal counter is reset, IFIN is pulldown. 																	
(3)	Outp	ut po	rt cor	ntrol d	lata: P), P1, F	2											
	1: Open drain output ON																	
(4)	2: Open drain output OFF) R ₀ , R ₁ , R ₂ , standard frequency data																	
(+)	-		Sidi		neque	ncy uai	a											
	D	ata																
R	0	R1	R2		St	andard	frequer	ю										

R0	R1	R2	Standard frequency
0	0	0	25kHz
0	0	1	12.5kHz
0	1	0	6.25kHz
0	1	1	5kHz
1	0	0	3.125kHz
1	0	1	3kHz
1	1	0	1kHz
1	1	1	*PLL OFF

* FMIN = pulldown, AMIN = pulldown, PD = high impedance

- (5) S: switch between FMIN and AMIN 0: FMIN 1: AMIN
- (6) PS: If this bit is set to ON while AMIN is selected, swallow counter division is possible.
- (7) GT: Frequency measurement time and unlock detection ON/OFF

СТ	GT	Frequency measurement	Unlock detection	Data output		
0	0	OFF	OFF	NG		
0	1	OFF	ON			
1	0	ON gate time 16 ms	ON gate time 16 ms ON			
1	1	ON gate time 32 ms	ON			

(8) TS: Test data (0) is input.



Frequency counter

(1) Structure

CE CK Shift register CD


(2) How the frequency counter operates When control data CT equals 1, the 20-bit counter and the amp go into operation. When CT equals 0, input pulldown and the counter are reset. Measuring time (gate pulse) is selected (16ms/32ms) on the basis of control data GT. When control data CT equals 0, the counter is reset.

How the unlock detection circuit operates

When control data GT equals 1, or CT equals 1, the unlock detection circuit goes into operation for 8ms. When CT equals 1, the unlock detection circuits stops operating before the frequency counter gate pulse is emitted. (3) Explanation of output data


Do: LSB D19: MSB

When CT equals 0, or GT equals 0, the unlock detection circuit is reset.




How the frequency counter and unlock detection circuit operate

(1) When CT = 1: Frequency count and unlock detection are carried out.




(2) When CT = 0 and GT = 1: Only unlock detection is carried out.



Explanation of CD terminal

When frequency measurement or unlock detection is finished, the CD terminal goes to LO to indicate that the count and unlock detection have finished. It also synchronizes with CK to output counter data. When the next data is input, it goes to HI.



External dimensions (Units: mm)

