

# PLL frequency synthesizer for tuners

## BU2621F

The BU2621F is a PLL frequency synthesizer designed for use in car stereos, high-fidelity audio systems, and CD radio cassettes. Featuring low power consumption, low superfluous radiation, and two separate frequency measurement counter systems, this chip is ideal for high-performance systems.


●Applications

Car stereos, mini components, radio cassettes, receivers, and other frequency generating devices

●Features

- 1) Built-in high-speed prescaler can divide 130MHz VCO.
- 2) Low power-consumption (during operation : 6mA PLL OFF 300  $\mu$ A Typ.)
- 3) Seven standard frequencies : 50kHz, 25kHz, 12.5kHz, 10kHz, 9kHz, 5kHz, and 1kHz.
- 4) Two counter systems for intermediate frequency detection.
- 5) Unlock detection circuit.
- 6) Five output ports.
- 7) Two input ports.
- 8) Serial data input (CE,CK,DA)
- 9) Phase comparison output.

●Block diagram



## ● Absolute maximum ratings (Ta = 25°C)

Parameter	Symbol	Limits	Unit	Conditions
Supply voltage	V <sub>DD</sub>	-0.3~7.0	V	VDD
Maximum input voltage 1	V <sub>IN1</sub>	-0.3~7.0	V	CE, CK, DA, I <sub>0</sub> , I <sub>1</sub>
Maximum input voltage 2	V <sub>IN2</sub>	-0.3~V <sub>DD</sub> +0.3	V	XIN, FMIN, AMIN, FMIF, AMIF, I <sub>0</sub> , I <sub>1</sub>
Maximum output voltage 1	V <sub>OUT1</sub>	-0.3~10.0	V	P <sub>0</sub> , P <sub>1</sub> , P <sub>2</sub> , P <sub>3</sub> , P <sub>4</sub> , CD
Maximum output voltage 2	V <sub>OUT2</sub>	-0.3~V <sub>DD</sub> +0.3	V	PD, XOUT
Maximum output current	I <sub>OUT</sub>	0~4.0	mA	P <sub>0</sub> , P <sub>1</sub> , P <sub>2</sub> , P <sub>3</sub> , P <sub>4</sub> , CD
Power dissipation	P <sub>d</sub>	* 450	mW	
Operating temperature	T <sub>opr</sub>	-40~85	°C	
Storage temperature	T <sub>stg</sub>	-55~125	°C	

\* Reduced by 4.5mW for each increase in Ta of 1°C over 25°C.

## ● Recommended operating conditions (Ta = 25°C)

Parameter	Symbol	Min.	Typ.	Max.	Unit
Supply voltage	V <sub>DD</sub>	4.0	—	6.0	V

## ● Pin description


Pin No.	Symbol	Pin name	Function	I/O
1	XOUT	Crystal oscillation terminal	For generation of standard frequency and internal clock. Connected to 7.2 MHz crystal oscillator.	OUT
2	XIN			IN
3	CE	Chip enable	When CE is H, DA is synchronous with the rise of CK and read to the internal shift register. DA is then latched at the timing of the fall of CE. Also, output data is output from the CD terminal synchronous to the rise of CK.	IN
4	CK	Clock signal		
5	DA	Serial data		
6	CD	Count data	Frequency data and unlock data are output.	Nch open drain
7	PO	Output port	Controlled on the basis of input data.	
8	P1			
9	P3			
10	P4			
11	I0	Input port	Selected on the basis of control data, then output to the CD terminal.	IN
12	I1			Schmidt input
13	AMIF	AMIF input	Intermediate frequency input for AM	IN
14	FMIF	FMIF input	Intermediate frequency input for FM	IN
15	P2	Output port	Controlled on the basis of input data.	Nch open drain
16	AMIN	AM input	Local input for AM	IN
17	FMIN	FM input	Local input for FM	IN
18	VDD	Power supply	Power supply, with 4.0V to 6.0V applied voltage.	
19	PD	Phase comparison output	High level when value obtained by dividing local output is higher than standard frequency. Low level when value is lower. High impedance when value is same.	3-state
20	VSS	GROUND		

●Electrical characteristics (unless other specified, Ta = 25°C, V<sub>DD</sub> = 5.0V)


Parameter	Symbol	Min.	Typ.	Max.	Unit	Conditions
Supply current	I <sub>DD1</sub>	—	6.0	10.0	mA	F <sub>MIN</sub> =130MHz, 100mVrms
Quiescent circuit current	I <sub>DD2</sub>	—	0.3	1.0	mA	No input, PLL=OFF
"H" level input voltage	V <sub>IH</sub>	0.8V <sub>DD</sub>	—	—	V	CE,CK,DA,I <sub>0</sub> ,I <sub>1</sub>
"L" level input voltage	V <sub>IL</sub>	—	—	0.2V <sub>DD</sub>	V	CE,CK,DA,I <sub>0</sub> ,I <sub>1</sub>
"H" level input current 1	I <sub>IH1</sub>	—	—	1.0	μA	CE,CK,DA,I <sub>0</sub> ,I <sub>1</sub> V <sub>IN</sub> =V <sub>DD</sub>
"H" level input current 2	I <sub>IH2</sub>	—	0.3	—	μA	XIN V <sub>IN</sub> =V <sub>DD</sub>
"H" level input current 3	I <sub>IH3</sub>	—	6.0	—	μA	F <sub>MIN</sub> ,A <sub>MIN</sub> ,F <sub>MIF</sub> ,A <sub>MIF</sub> V <sub>IN</sub> =V <sub>DD</sub>
"L" level input current 1	I <sub>IL1</sub>	-1.0	—	—	μA	CE,CK,DA,I <sub>0</sub> ,I <sub>1</sub> V <sub>IN</sub> =V <sub>SS</sub>
"L" level input current 2	I <sub>IL2</sub>	—	-0.3	—	μA	XIN V <sub>IN</sub> =V <sub>SS</sub>
"L" level input current 3	I <sub>IL3</sub>	—	-6.0	—	μA	F <sub>MIN</sub> ,A <sub>MIN</sub> ,F <sub>MIF</sub> ,A <sub>MIF</sub> V <sub>IN</sub> =V <sub>SS</sub>
"L" level output voltage 1	V <sub>OL1</sub>	—	0.2	0.5	V	P <sub>0</sub> ,P <sub>1</sub> ,P <sub>2</sub> ,P <sub>3</sub> ,P <sub>4</sub> ,CD I <sub>0</sub> =1.0mA
"OFF" level leak current 1	I <sub>OFF1</sub>	—	—	1.0	μA	P <sub>0</sub> ,P <sub>1</sub> ,P <sub>2</sub> ,P <sub>3</sub> ,P <sub>4</sub> ,CD V <sub>O</sub> =10V
"L" level output voltage 2	V <sub>OL2</sub>	—	—	0.3	V	F <sub>MIN</sub> ,A <sub>MIN</sub> ,F <sub>MIF</sub> ,A <sub>MIF</sub> I <sub>OUT</sub> =0.1mA
"H" level output voltage	V <sub>OH</sub>	V <sub>DD</sub> -1.0	V <sub>DD</sub> -0.25	—	V	PD I <sub>OUT</sub> =-1.0mA
"L" level output voltage	V <sub>OL4</sub>	—	0.15	1.0	V	PD I <sub>OUT</sub> =1.0mA
"OFF" level leak current 2	I <sub>OFF2</sub>	—	—	100	nA	PD V <sub>OUT</sub> =V <sub>DD</sub>
"OFF" level leak current 3	I <sub>OFF3</sub>	-100	—	—	nA	PD V <sub>OUT</sub> =V <sub>SS</sub>
Internal feedback resistor 1	R <sub>F1</sub>	—	10	—	MΩ	XIN
Internal feedback resistor 2	R <sub>F2</sub>	—	500	—	kΩ	F <sub>MIN</sub> ,A <sub>MIN</sub> ,F <sub>MIF</sub> ,A <sub>MIF</sub>
Input frequency 1	F <sub>IN1</sub>	—	7.2	—	MHz	XIN,sine wave,C coupling
Input frequency 2	F <sub>IN2</sub>	10	—	130	MHz	F <sub>MIN</sub> ,sine wave,C coupling V <sub>IN</sub> =50mVrms
Input frequency 3	F <sub>IN3</sub>	0.5	—	30	MHz	A <sub>MIN</sub> ,sine wave,C coupling V <sub>IN</sub> =70mVrms
Input frequency 4	F <sub>IN4</sub>	0.4	—	16	MHz	F <sub>MIF</sub> ,A <sub>MIF</sub> ,sine wave,C coupling V <sub>IN</sub> =70mVrms
Input amplitude 1	V <sub>IN1</sub>	50	—	1.5	Vrms	F <sub>MIN</sub> ,sine wave,C coupling
Input amplitude 2	V <sub>IN2</sub>	70	—	1.5	Vrms	A <sub>MIN</sub> ,F <sub>MIF</sub> ,A <sub>MIF</sub> ,sine wave,C coupling
Minimum pulse width	TW	—	1.0	—	μs	CK,DA
Input rise time	TR	—	—	500	ns	CE,CK,DA
Input fall time	TF	—	—	500	ns	CE,CK,DA

Ⓢ Not designed for radiation resistance.


● Circuit operation  
Input data format




$T_1 \geq 1.5 \mu\text{SEC}$     $T_2, T_3 > 1 \mu\text{SEC}$     $T_4 > 0 \mu\text{SEC}$     $T_5 < 1.5 \mu\text{SEC}$



Output data format   CE output is set to LO.



Figures for output assume the presence of pullup resistance.  $T_1, T_2 > 1 \mu\text{SEC}$   
Output data format



※ Data is output only when  $CT = 1$  or  $GT = 1$ .

PLL frequency synthesizers

High-frequency signal processors

Explanation of the data

(1) Division data : For D<sub>0</sub> through D<sub>15</sub> (When S = 1, use D<sub>4</sub> through D<sub>15</sub>.)

D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>	D <sub>4</sub>	D <sub>5</sub>	D <sub>6</sub>	D <sub>7</sub>	D <sub>8</sub>	D <sub>9</sub>	D <sub>10</sub>	D <sub>11</sub>	D <sub>12</sub>	D <sub>13</sub>	D <sub>14</sub>	D <sub>15</sub>
----------------	----------------	----------------	----------------	----------------	----------------	----------------	----------------	----------------	----------------	-----------------	-----------------	-----------------	-----------------	-----------------	-----------------

Examples:

Divided frequency = 1106 (D) ÷ 2 = 553 (D) = 229 (H) S=0

1 0 0 1 0 1 0 0 0 1 0 0 0 0 0 0

Divided frequency = 1107 (D) = 453 (H) S=1, PS=1

1 1 0 0 1 0 1 0 0 0 1 0 0 0 0 0

Divided frequency = 926 (D) = 39E (H) S=1, PS=0

X X X X 0 1 1 1 1 0 0 1 1 1 0 0

- (2) CT : Frequency measurement beginning data  
1 : Begins measurement.  
0 : Resets internal counter, FMIF and AMIF go to pulldown.
- (3) Output port control data : P<sub>0</sub>, P<sub>1</sub>, P<sub>2</sub>, P<sub>3</sub>, P<sub>4</sub>
- (4) PL PH : Control of charge pump output  
PH = 0, PL = 0 PLL operation  
PH = 0, PL = 1 PD LO level  
PH = 1, PL = 0 PD HI level  
PH = 1, PL = 1 PD LO level

(5) R<sub>0</sub>, R<sub>1</sub>, R<sub>2</sub>, standard frequency data

Data			Standard frequency
R <sub>0</sub>	R <sub>1</sub>	R <sub>2</sub>	
0	0	0	25kHz
0	0	1	12.5kHz
0	1	0	50kHz
0	1	1	10kHz
1	0	0	5kHz
1	0	1	9kHz
1	1	0	1kHz
1	1	1	* PLL OFF

\* FMIN = pulldown, AMIN = pulldown, PD = high impedance

- (6) S : switch between FMIN and AMIN  
0 : FMIN  
1 : AMIN  
When IF counter is in operation  
0 : FMIF  
1 : AMIF
- (7) PS : If this bit is set to ON while AMIN is selected, swallow counter division is possible.


- (8) IS : Input port selection  
0 : I0 1 : I1
- (9) GT : Frequency measurement time and unlock detection ON/OFF

CT	GT	Frequency measurement	Unlock detection	Data output
0	0	OFF	OFF	NG
0	1	OFF	ON	OK
1	0	ON Gate time = 8mSEC	ON	
1	1	ON Gate time = 16mSEC	ON	

(10) TS : Test data (0) is input

Frequency counter

(1) Structure




- (2) How the frequency counter operates  
When control data CT equals 1, the 20-bit counter and the amp go into operation. When CT equals 0, amp input goes to pulldown and the counter is reset. Measuring time (gate pulse) is selected (8mSEC/16mSEC) on the basis of control data GT. When control data CT equals 0, the counter is reset.

(3) Explanation of output data

D0 : LSB D19 : MSB

Unlock detection

When control data GT equals 1, or CT equals 1, the unlock detection circuit goes into operation for 8 mSEC. When CT equals 1, the unlock detection circuit stops operating before the frequency counter gate pulse is emitted. When CT equals 0, or GT equals 0, the unlock detection circuit is reset.




Explanation of the output data


U0	U1	U2	U3	ERR	<	ERR
0	0	0	0	1.1 μSEC	<	2.2 μSEC
1	0	0	0	2.2 μSEC	<	3.3 μSEC
1	1	0	0	3.3 μSEC	<	4.4 μSEC
1	1	1	0	4.4 μSEC	<	ERR

Frequency counter and unlock detection

(1) When CT = 1 : Frequency count and unlock detection are carried out.




(2) When CT = 0 and GT = 1 : Only unlock detection is carried out.




Explanation of CD terminal

When frequency measurement or unlock detection is finished, the CD terminal goes to LO to indicate that the count and unlock detection have finished. It also synchronizes with CK to output counter data. When the next data is input, it goes to HI.



External dimensions (Unit: mm)



PLL frequency synthesizers

High-frequency signal processors

## Notes

- The contents described in this catalogue are correct as of March 1997.
- No unauthorized transmission or reproduction of this book, either in whole or in part, is permitted.
- The contents of this book are subject to change without notice. Always verify before use that the contents are the latest specifications. If, by any chance, a defect should arise in the equipment as a result of use without verification of the specifications, ROHM CO., LTD., can bear no responsibility whatsoever.
- Application circuit diagrams and circuit constants contained in this data book are shown as examples of standard use and operation. When designing for mass production, please pay careful attention to peripheral conditions.
- Any and all data, including, but not limited to application circuit diagrams, information, and various data, described in this catalogue are intended only as illustrations of such devices and not as the specifications for such devices. ROHM CO., LTD., disclaims any warranty that any use of such device shall be free from infringement of any third party's intellectual property rights or other proprietary rights, and further, assumes absolutely no liability in the event of any such infringement, or arising from or connected with or related to the use of such devices.
- Upon the sale of any such devices; other than for the buyer's right to use such devices itself, resell or otherwise dispose of the same; no express or implied right or license to practice or commercially exploit any intellectual property rights or other proprietary rights owned or controlled by ROHM CO., LTD., is granted to any such buyer.
- The products in this manual are manufactured with silicon as the main material.
- The products in this manual are not of radiation resistant design.

The products listed in this catalogue are designed to be used with ordinary electronic equipment or devices (such as audio-visual equipment, office-automation equipment, communications devices, electrical appliances, and electronic toys). Should you intend to use these products with equipment or devices which require an extremely high level of reliability and the malfunction of which would directly endanger human life (such as medical instruments, transportation equipment, aerospace machinery, nuclear-reactor controllers, fuel controllers, or other safety devices) please be sure to consult with our sales representatives in advance.

- Notes when exporting
  - It is essential to obtain export permission when exporting any of the above products when it falls under the category of strategic material (or labor) as determined by foreign exchange or foreign trade control laws.
  - Please be sure to consult with our sales representatives to ascertain whether any product is classified as a strategic material.