

## FEATURES

- Single-chip VGA controller
- Pin-compatible with the CL-GD6410 in 2-DRAM applications
- Up to 1 Mbyte (2, 4, or 8) 256K x 4 DRAM Video Memory
- Extended resolution up to 1024 x 768 with 256 colors on CRT (interlaced video with 45 MHz clock)
- Simultaneous display on LCD panel and CRT
- IBM® VGA hardware-compatible
- Integrates RAMDAC
- Integrates LCD panel interface
  - Control and data buffering
  - Power sequencing logic
- Direct connection to ISA (PC AT) bus up to 10 MHz
- Frame-Accelerator technology for low-active power
- Standby and Suspend Modes to save power
  - Internal standby counter
  - Software suspend or hardware standby pin
- Expanded operational range: 5V ± 10%
- 64-shade grayscale on monochrome STN LCD
  - NTSC sum-to-gray color mapping
  - Multiple sum-to-gray weighting options
- Enhanced flicker-reduction algorithms for 4 MHz and quick-response LCDs
- Direct connection to 512-color TFT LCD panels
  - Single-controller design for STN monochrome and TFT color LCDs
- Graphics expansion and compression maps CRT modes to fixed-resolution LCD
- 8- or 16-bit CPU interface
- Packaged in 160-pin (EIAJ-standard) QFP package
  - Pinout optimized for efficient board layout

**High-Resolution  
LCD VGA Controller for  
Notebook Computers**

## OVERVIEW


The CL-GD6420 is a single-chip VGA controller optimized for use in high-end notebook computers, where high-resolution CRT capabilities and high performance are critical design objectives. The CL-GD6420 is based on the proven architecture of the CL-GD6410, one of the industry's most popular LCD VGA controllers. The CL-GD6420 adds a scaleable video memory capability, and can support two, four, or (in Revision B components) eight 256K x 4 DRAMs. Like the CL-GD6410, the CL-GD6420 has an on-chip RAMDAC, direct-connect ISA (PC AT) bus interface, and direct-connect LCD interface.

By using the Cirrus Logic Frame-Accelerator technique, the CL-GD6420 is able to provide a high vertical refresh rate for dual-scan LCD panels while operating at approximately one-half the clock speed of non-accelerated LCD controller solutions. This provides a significant reduction in full-active power consumption, extending the battery life of notebook computers.

Standby and Suspend Modes are supported in the hardware of the CL-GD6420, to enable multiple levels of system power management. Standby Mode can be

*(cont. next page)*

**System Block Diagram**



## **OVERVIEW** (cont.)

initiated by software, or by a programmable on-chip timer with accuracy to within 15 seconds. Standby Mode can also be initiated by a separate Standby Pin. Suspend Mode can be initiated by software. The CL-GD6420 provides 64 shades of gray on monochrome LCD panels. Duty-cycle modulation, combined with improved dynamic pattern-management algorithms, provide 16 shades of gray at 640 x 480 resolution with minimum perceivable flicker, even on 4 MHz and fast-response ('mouse-quick') LCD panels. Grayscale enhancement provides additional apparent shades of gray on the LCD for 640 x 480 x 256 color extended mode operation. Pixel-doubling and stippling techniques provide increased grayscale in the VGA high-color Mode 13. In all cases the Cirrus Logic grayscale provides an appearance of linear step functions, making smooth transitions from black, through the grayscale, to white.

With a direct connection to 512-color TFT LCD panels, the CL-GD6420 provides a single-controller solution for 64 grayscale monochrome and 256-simultaneous-color portable computers. Extended color mode support allows 640 x 480 resolution with 256 colors on TFT LCD

panels. For color STN LCD panels, the CL-GD6420 provides a direct interface to the CL-GD6340, Cirrus Logic's color LCD interface controller.

The CL-GD6420 panel interface includes programmable panel parameters, which allow a controller design to be optimized for excellent display quality on a variety of panels. On-chip power sequencing logic controls both the initial power-up to the panel, as well the resume power-up from Standby or Suspend Modes.

The CL-GD6420 supports SimulSCAN™ operation, a technique introduced by Cirrus Logic for achieving simultaneous CRT and LCD operation. SimulSCAN allows the portable computer to become a key part of presentation environments for sales force automation, field service and educational organizations.

SimulSCAN supports both single- and dual-scan LCDs, and both fixed and multifrequency analog CRTs. Resolution mapping converts CRT resolutions to the LCD's fixed display size. The monochrome LCD may be operated in reverse video ('page-white') simultaneously with normal CRT operation.

---

### **CL-GD6420 Extended Graphics Mode Support Summary**

<b>CL-GD6420 Revision and Video Memory</b>	<b>Monochrome LCD Modes</b>	<b>Color LCD Modes</b>	<b>Multifrequency CRT Modes</b>
<b>CL-GD6420 with two 256K x 4 DRAMs</b>	640 x 480 x 16 gray with grays enhancement	640 x 480 x 16 colors	640 x 480 x 16 colors
<b>CL-GD6420-B with eight 256K x 4 DRAMs</b>	640 x 480 x 16 gray with grayscale enhancement	640 x 480 x 256 colors	640 x 480 x 256 colors, 800 x 600 x 16 colors, 800 x 600 x 256 colors, 1024 x 768 x 16* colors, 1024 x 768 x 256* colors

**NOTE:** \* denotes an Interlaced Mode.

---

## Table of Contents

Section	Page	Section	Page
<b>1. PIN INFORMATION .....</b>	<b>4</b>	<b>5. ELECTRICAL SPECIFICATIONS .....</b>	<b>27</b>
1.1 Pin Diagram 4		5.1 Absolute Maximum Ratings27	
<b>2. DETAILED PIN DESCRIPTION .....</b>	<b>5</b>	5.2 CL-GD6420 DC Specifications (Digital)28	
<b>3. FUNCTIONAL DESCRIPTION.....</b>	<b>11</b>	5.3 CL-GD6420 DC Specifications (RAMDAC)29	
3.1 Functional Operation11		5.4 DAC Characteristics29	
3.2 CRT Display Modes12		<b>6. AC TIMING CHARACTERISTICS .....</b>	<b>30</b>
3.3 Flat Panel Display Modes12		6.1 Index of Timing Information31	
3.4 Intelligent Power Management and Sequencing12		<b>7. CL-GD6420 REGISTERS .....</b>	<b>59</b>
3.5 Internal RAMDAC14		7.1 VGA Register Port Map61	
3.6 CL-GD6420 Configuration16		7.2 Register Delta List Between the CL-GD6420 Rev. A and Rev. B.61	
3.7 CL-GD6420 DRAM Configuration17		7.3 Extended Register Descriptions62	
<b>4. VGA REGISTERS .....</b>	<b>18</b>	<b>8. SAMPLE PACKAGE .....</b>	<b>140</b>
4.1 Video Graphics Array-Compatible Register Table18		8.1 160-Pin Quad Flat Pack (QFP, EIAJ)140	
4.2 CL-GD6420 Extension Register Table20		<b>9. TYPICAL APPLICATION.....</b>	<b>141</b>
4.3 CL-GD6420 Flat Panel Extension Register Table23		<b>10. ORDERING INFORMATION.....</b>	<b>142</b>
4.4 CL-GD6420 Memory Map Summary Table24		10.1 Cirrus Logic Numbering Guide142	
4.5 Modes Supported During CRT Display Table25			
4.6 Modes Supported During LCD Display Table26			


### Figures

Figure	Page
Figure 3-1 RAMDAC Block Diagram	14
Figure 3-2 CL-GD6420 DRAM Configuration	17
<i>List of Waveforms, Figures 6-1 to 6-26</i>	31

# 1. PIN INFORMATION

The CL-GD6420 is available in a 160-pin quad flat pack device configuration, shown below.

## 1.1 Pin Diagram



## 2. DETAILED PIN DESCRIPTION

The following conventions are used in the pin assignment: (I) indicates input; (O) indicates output; (TO) indicates tri-state output; (AO) indicates analog output, (AI) indicates analog input; (PW) indicates power; (\*) indicates active-low.

Name	Pin No.	Type	Description
CS	16	I	<b>CHIP SELECT:</b> When high, this indicates that the CL-GD6420 is selected for memory accesses.
A[18:16] A[15:9] A[8:0]	19:17 36:30 28:20	I	<b>CPU ADDRESS INPUTS.</b>
D[15:0]	37:39 41:53	I/O	<b>CPU DATA I/O.</b>
DSELH*	54	O	<b>DATA SELECT HIGH BYTE:</b> This enables the CPU data bus upper-byte buffer when needed.
DIR	55	O	<b>CPU DATA BUS BUFFER DIRECTION:</b> When low, this indicates a CPU read. (DIR is used only when CPU data has to be buffered).
SBHE*	57	I	<b>BYTE HIGH ENABLE:</b> This signal is sampled only if 16-Bit Mode is enabled; otherwise, 8-bit bus operations are assumed.
IORD*	58	I	<b>I/O READ:</b> This indicates that an I/O read cycle is taking place.
IOWR*	59	I	<b>I/O WRITE:</b> This indicates that an I/O write cycle is taking place.
MEMR*	60	I	<b>MEMORY READ:</b> This indicates that a memory read cycle is taking place.
MEMW*	61	I	<b>MEMORY WRITE:</b> This indicates that a memory write cycle is taking place.
REF*	62	I	<b>REFRESH:</b> This indicates a memory refresh cycle and will cause the CL-GD6420 to ignore memory accesses on the bus.
BALE	63	I	<b>ADDRESS LATCH ENABLE:</b> A high indicates a valid memory address.

**2. Detailed Pin Description** *(cont.)*

Name	Pin No.	Type	Description
RESET	64	I	<b>SYSTEM RESET:</b> This input is normally connected to the system reset bus signal and is used as a hardware reset signal for the CL-GD6420.
AEN	65	I	<b>ADDRESS ENABLE:</b> This is a host CPU bus signal that distinguishes between DMA and non-DMA bus cycles. The signal is high for a DMA cycle, and will cause the CL-GD6420 to ignore IORD* and IOWR*.
MEMCS16*	12	TO	<b>MEMCS16*:</b> This output is an acknowledge for 16-bit-wide accesses and is generated by the CL-GD6420 only if the 16-bit Peripheral Mode is enabled, and a valid memory address range has been decoded.
IOCHRDY	13	TO	<b>IOCHRDY:</b> This signal is driven low to lengthen memory cycles.
CRTINT	15	TO	<b>CRTINT:</b> Indicates the start of a vertical retrace, normally connected to one of the interrupt inputs on the PC bus.
AA[8:0] AA[3:0]	137:133 131:128	O	<b>VIDEO MEMORY 'A' ADDRESS BUS:</b> This bus contains the row/column address information required by the DRAMs in Video Memory Planes 0 and 1. This bus carries different addresses than the AB Bus in text modes.
AB[8:4] AB[3:0]	154:150 148:145	O	<b>VIDEO MEMORY 'B' ADDRESS BUS:</b> This bus contains the row/column address information required by the DRAMs in Video Memory Planes 2 and 3. This bus carries different addresses than the AA Bus in text modes.
OE[0]*	138	O	<b>VIDEO MEMORY OUTPUT ENABLE BANK 0:</b> For two and four DRAM configurations.
WE[0]*	139	O	<b>VIDEO MEMORY WRITE ENABLE BANK 0:</b> For two and four DRAM configurations.
PO1/OE[1]*	10	O	<b>PROGRAMMABLE OUTPUT #1/VIDEO MEMORY OUTPUT ENABLE/WRITE ENABLE BANK 1:</b> For eight-DRAM configurations.
PO2/WE[1]*	11	O	<b>PROGRAMMABLE OUTPUT #1/VIDEO MEMORY OUTPUT ENABLE/WRITE ENABLE BANK 1:</b> For eight DRAM configurations.

## 2. Detailed Pin Description (cont.)

Name	Pin No.	Type	Description
CLKPW*	140	O	<b>CLOCK CHIP POWER CONTROL:</b> Active low, can be used to control external transistor logic connected to clock synthesizer power pins. This signal is active in Suspend Mode.
RAS*[1:0] CAS*[1:0]	142:141 144:143	O	<b>VIDEO MEMORY RAS*:</b> RAS*[0] to AA Bus, RAS*[1] to AB Bus.
CAS*[1:0]	143:144	O	<b>VIDEO MEMORY CAS*:</b> CAS*[0] to AA Bus, CAS*[1] to AB Bus.
MOD[7]/MID[2]	119	I/O	<b>VIDEO MEMORY DATA PIN:</b> Planes 0 and 1, Bit 7. <b>MONITOR ID BIT 2.</b> The state of this pin is sampled at reset and latched into ER9C[7].
MOD[6]/MID[1]	120	I/O	<b>VIDEO MEMORY DATA PIN:</b> Planes 0 and 1, Bit 6. <b>MONITOR ID BIT 1.</b> The state of this pin is sampled at reset and latched into ER9C[6].
MOD[5]/MID[0]	121	I/O	<b>VIDEO MEMORY DATA PIN:</b> Planes 0 and 1, Bit 5. <b>MONITOR ID BIT 0.</b> The state of this pin is sampled at reset and latched into ER9C[5].
MOD[4:0]	126:122	I/O	<b>VIDEO MEMORY DATA PINS:</b> Planes 0 and 1, Bits 4:0.
M2D[7]/PD7	3	I/O	<b>VIDEO MEMORY DATA PINS:</b> Planes 2 and 3, Bit 7. <b>PULL DOWN # 7:</b> The state of this pin is sampled at reset and latched into ER99[7].
M2D[6:0]	2, 1, 160:156	I/O	<b>VIDEO MEMORY DATA PINS:</b> Planes 2 and 3, Bits 6:0.
FRWE*	118	O	<b>FRAME-ACCELERATOR WRITE ENABLE*.</b>
FRCAS *	117	O	<b>FRAME-ACCELERATOR CAS*.</b>
FRRAS*	116	O	<b>FRAME-ACCELERATOR RAS*.</b>
FROE*	115	O	<b>FRAME-ACCELERATOR OE*.</b>
FRAD3/SW1	114	I/O	<b>FRAME-ACCELERATOR MULTIPLEXED ADDRESS/DA-TA[3]</b> multiplexed with Switch 1.
FRAD2/SW2	113	I/O	<b>FRAME-ACCELERATOR MULTIPLEXED ADDRESS/DA-TA[2]</b> multiplexed with Switch 2.

**2. Detailed Pin Description (cont.)**

<b>NAME</b>	<b>PIN NO.</b>	<b>TYPE</b>	<b>DESCRIPTION</b>
FRAD1/SW3	112	I/O	<b>FRAME-ACCELERATOR MULTIPLEXED ADDRESS/DATA[1]</b> multiplexed with Switch 3.
FRAD0/SW4	111	I/O	<b>FRAME-ACCELERATOR MULTIPLEXED ADDRESS/DATA[0]</b> multiplexed with Switch 4.
FRA4/PUD0	4	I/O	<b>FRAME-ACCELERATOR ADDRESS [4]</b> multiplexed with Pull-Up or Pull-Down 0.
FRA5/ PD1	5	I/O	<b>FRAME-ACCELERATOR ADDRESS [5]</b> multiplexed with Pull-Down 1.
FRA6/PD2	6	I/O	<b>FRAME-ACCELERATOR ADDRESS [6]</b> multiplexed with Pull-Down 2.
FRA7/PUD3	7	I/O	<b>FRAME-ACCELERATOR ADDRESS [7]</b> multiplexed with Pull-Up or Pull-Down 3.
FRA8/PUD4	8	I/O	<b>FRAME-ACCELERATOR ADDRESS [8]</b> multiplexed with Pull-Up or Pull-Down 4.
PWG	9	I	<b>POWER GOOD INPUT:</b> This signal initiates flat panel power sequencing when power is applied or removed from the CL-GD6420.
FPVDE	82	O	<b>FLAT PANEL VERTICAL DISPLAY ENABLE</b> for special panels.
FPHDE	83	O	<b>FLAT PANEL HORIZONTAL DISPLAY ENABLE</b> for special panels.
VDCLK	84	O	<b>VIDEO CLOCK:</b> This is the output for the external RAMDAC or color panel.
P[0:7]	85:90 92:93	O	<b>VIDEO DATA OUT:</b> If external, RAMDAC configuration and pixel data output for flat panels.
HSYNC	94	O	<b>HORIZONTAL SYNC</b> to CRT Monitor.
VSYNC	95	O	<b>VERTICAL SYNC</b> to CRT Monitor.



**2. Detailed Pin Description** (cont.)

NAME	PIN NO.	TYPE	DESCRIPTION
BLANK*	96	O	<b>BLANK OUTPUT:</b> If external, RAMDAC configuration for the CL-GD6340.
FPVDCLK	97	O	<b>FLAT PANEL VIDEO CLOCK.</b>
LLCLK/DE/PHSYNC	98	O	<b>FLAT PANEL LINE CLOCK:</b> This is used to increment Row-Shift Registers within LCD panels, or <b>DISPLAY ENABLE</b> if the CL-GD6420 is used with the CL-GD6340. <b>PHSYNC:</b> To be used for flat panels that require a Horizontal Sync Signal. This signal should be used instead of HSYNC since that signal is not active in Panel-Only Mode.
LFS/PVSYNC	99	O	<b>LCD FRAME START PULSE:</b> This indicates the start of a new frame on flat panels. <b>PVSYNC:</b> To be used for flat panels that require a Vertical Sync Signal. This signal should be used instead of VSYNC since that signal is not active in Panel-Only Mode.
MODUL/P8/INTERNAL*	100	O	<b>LCD PANEL MODULATION SIGNAL:</b> This is required for LCD panels that do not drive the function themselves. INTERNAL* is a programmable output. P8 is the ninth data bit needed for 512-color LCD panels.
FC[0]/FPVCC	101	O	<b>FEATURE CONNECTOR PROGRAMMABLE I/O BIT [0]</b> or LCD panel 5V control.
FC[1]/FPVEE	102	O	<b>FEATURE CONNECTOR PROGRAMMABLE I/O BIT [1]</b> or LCD panel back-light power control.
CLK32K	103	I	<b>32 kHz CLOCK:</b> The input is used both for slow timers and in Suspend Mode. Power-sequencing of the LCD flat panel is initiated from this input. <b>This input is required.</b>
OSC	104	I	<b>CLOCK-IN:</b> This is an input from a multifrequency clock source or 14.318 MHz crystal.
CLKSEL[3:0]	105:108	I/O	<b>CLOCK SELECT:</b> These are inputs from external oscillators or outputs to a multifrequency synthesizer.
SQCLK	109	I	<b>VIDEO MEMORY SEQUENCER CLOCK.</b>
R	67	AO	<b>ANALOG RED.</b>
G	70	AO	<b>ANALOG GREEN.</b>

**2. Detailed Pin Description** *(cont.)*

Name	Pin No.	Type	Description
B	71	AO	<b>ANALOG BLUE.</b>
BIOS-A[13:15]	79, 78, 76	I/O	<b>BIOS ADDRESS 13 - 15.</b>
BIOS-ROMEN*/SSCLK	80	I/O	<b>BIOS-ROM ENABLE:</b> This output is used to enable C000 BIOS ROM if the CL-GD6420 is used in an adapter card application. <b>SCREEN SAVE CLOCK:</b> This input is used to detect keyboard activity for Standby Mode in motherboard applications.
STANDBY*	74	I	<b>STANDBY:</b> This input is used to initiate Standby Mode from an external source. It can be used in conjunction with the software method. It is asynchronous active low.
IREF	72	AI	<b>RAMDAC CURRENT REFERENCE.</b>
AVSS	73	PW	<b>RAMDAC ANALOG <math>V_{SS}</math>.</b>
AVDD	66	PW	<b>RAMDAC ANALOG <math>V_{DD}</math>.</b>
$V_{CC}$	40, 77 132, 149	PW	<b><math>V_{CC}</math> PINS.</b>
GND	29, 56, 81, 91, 110 127, 155	PW	<b>GROUND PINS.</b>
Reserved	14, 68, 69, 75		Reserved (May be connected to ground).

### **3. FUNCTIONAL DESCRIPTION**

#### **3.1 Functional Operation**

The CL-GD6420 interfaces with the host processor, video memory, display device, and other external I/O. The host memory interface may be either 8 or 16 bit. In the CL-GD6420 revision 'A', the video memory interface may be organized as two or four DRAMs for a maximum of 512k bytes. In the CL-GD6420 revision 'B', the video memory interface may be organized as two, four, or eight DRAMs for a maximum of 1 Mbyte. The CL-GD6420 is AT bus-compatible to 12.5 MHz. Because the CL-GD6420 has a demultiplexed address and data bus, most systems will be able to interface it directly — without the addition of bus-interface buffers.

Flat-panel display devices supported will typically be 640 x 480-resolution monochrome STN or color TFT LCD panels. These panels are supported by a direct interface, precluding the need for buffers. Direct power sequencing for panels that require sequencing is supported.

CRT displays supported are PS/2™ VGA-compatible analog monitors, including the IBM 85xx families, and multifrequency analog monitors. The CL-GD6420 also interfaces with the Cirrus Logic CL-GD6340 Color LCD Interface Controller for the best possible color support on a wide variety of color panels.

A PS/2-compatible RAMDAC, necessary to accomplish a VGA design, is built into the CL-GD6420. This provides savings in both power consumption and space requirements. The RAMDAC is fully compatible, and is fully supported by the CL-GD6420 enhanced power management features.

The four major operations supported by the CL-GD6420 are:

- **Host Access to CL-GD6420 Registers**
- **Host Access to Video Memory**
- **Memory Refresh**
- **Display Refresh**

#### **Host Access to Registers**

The host processor is typically a minimum 8088 or 80x86-type microprocessor in a PC/XT/AT bus-compatible environment and can access the CL-GD6420 Registers by setting up a 24-bit address and generating IORD\*, IOWR, MEMR\* and MEMW\* signals. Memory reads and writes can be 8 or 16 bit; I/O reads and writes are 8 bit.

DRAM and screen refresh activities occur concurrently and independently. The registers that may be accessed by the host are listed in Section 4. They include all of the standard VGA registers as well as the CL-GD6420 Extension Registers.

#### **Host Access to Video Memory**

Host access to video memory is channeled via the CL-GD6420. The host must establish the proper address/data/timing parameters in the CL-GD6420 Registers to transfer to and from video memory.

The CL-GD6420 also contains an intelligent sequencer that allocates video memory cycles not only to the host, but also to the DRAM refresh and the display CRT controllers.

#### **Memory Refresh**

Memory bandwidth is allocated to each process according to the actual real-time needs of the process, ensuring efficient use of the available bandwidth. For a CRT display device, the display is blanked during horizontal and vertical retrace intervals, opening memory bandwidth for host access and/or memory refresh.

Unlike early VGA implementations that gave the host only 14% of memory cycles, the CL-GD6420 can give the host from 25-50% access to video memory, or one out of two memory cycles. This is largely due to the sequencing strategy.

#### **Display Refresh**

In bit-mapped graphics modes, and text modes, pixel data is latched into the CL-GD6420, transferred to Shift Registers, and shifted out upon translation through the CL-GD6420 self-contained Color Palette Registers and RAMDAC.

The CL-GD6420 tracks the active and unused areas of the screen and cursor positions and consequently supplies screen control signals — VSYNC, HSYNC, and BLANK\*.

When the CL-GD6420 is connected to a dual-scan LCD display, an additional 64K x 4 DRAM is needed. This Frame-Accelerator is used for split-panel data formatting. The reconstituted data from the Frame-Accelerator and video memory is then supplied in parallel to the LCD 4-bit upper and lower panel data buses. This technique not only maintains display contrast, but also reduces the power consumption of the video circuitry. The panel frame rate is twice the rate that the data is fetched from video memory.

### **3.2 CRT Display Modes**

The CL-GD6420 includes all registers and data paths required for VGA compatibility. VGA enhancements include 16 simultaneously loadable text fonts (twice the capability of IBM VGA), and Readable Registers.

Extended graphics resolutions beyond the 640 x 480 IBM VGA standard are available. Using multi-frequency monitors, 800 x 600 and 1024 x 768 Modes with a 4:3 aspect ratio can be displayed in either 16 or 256 colors. (1024 x 768 with 256 colors is available only in Interlaced Mode).

High-resolution text modes offer from 100 columns by 50 rows up to 132 columns by 60 rows.

### **3.3 Flat Panel Display Modes**

The CL-GD6420 will directly drive all of the popular monochrome dual-panel/dual-scan LCD panels. Proprietary techniques minimize flicker, noise and pattern motion while enhancing contrast within the grayscales being used.

Grayscale is accomplished by modulating the ON-to-OFF time of individual pixels in the panel and allowing the eye to integrate the superposed pixels to 16 perceptible grayscales. Flicker is eliminated by proprietary techniques involving distribution of time between ON and OFF pixels during frame modulation.

The CL-GD6420 allows the full spectrum of PC applications written for analog monitors and various video modes to run on standard 640 x 480 flat panels. This is accomplished through color emulation, attribute remapping, and resolution mapping.

In addition, summing circuitry allows rapid generation of IBM-compatible grayscale equivalents of color images. Up to 64 grayscale levels are available by using proprietary two-dimensional stippling logic. This technique permits all applications that generate monochrome, 4-, 16-, or 256-color images to be run on a monochrome flat-panel display.

Cirrus Logic AutoMap logic can map 256 colors into a monochrome image; the colors then appear either in 16 shades of gray with grayscale enhancement (640 x 480 256 color mode), or 64 shades of gray (320 x 200 256 color mode). The hardware-based algorithm tracks the particular palette map being used by the internal RAMDAC. RAMDAC data may be stored, as desired by the application, in orderly or random sequences. Realistic renditions of color images are not affected.

In color text modes, foreground and background attributes can be automatically remapped to black and white for maximum contrast. Positive or negative raster may be selected under program control to match the visual qualities of the display and/or needs of the application.

The video resolutions that an application has selected are remapped to a flat panel according to whether Compatibility Mode, Compression Mode, or Expanded Mode was selected.

### **3.4 Intelligent Power Management and Sequencing**

Notebook and laptop PCs have stringent power limitations due to battery operation and heat dissipation. To meet these needs, the CL-GD6420 is manufactured using low-power CMOS technology. In addition, the CL-GD6420 has programmable output pins as well as other intelligent power management features that will permit the controller to enter the modes explained below to conserve power.

Several dedicated pins have been assigned to facilitate power management. The PWG Signal (Power Good) can be used to signify the beginning of a power-on or power-off sequence. The signal FPVCC and FPVEE can be used to control panel logic power and panel back light/contrast, when a panel requires that these functions be sequenced or controlled.

### Normal Mode

- Power to LCD panel and full screen refresh
- CPU access to Video Memory
- Refresh to Video Memory
- CPU access to RAMDAC
- CPU access to I/O Registers

Since power consumption is directly proportional to the frequency at which the controller is run, the CL-GD6420 uses a proprietary Frame-Accelerator to maintain the maximum screen refresh rate, while the clock to the CL-GD6420 functions at 25 MHz or less. The Frame-Accelerator is used only with dual-scan LCD panels.

### Standby Mode

- No power to LCD panel and no screen refresh
- Panel power sequencing is observed
- CPU access to Video Memory
- Refresh to Video Memory
- CPU access to RAMDAC
- CPU access to I/O Registers
- Frequency Synthesizer is not powered-down

The primary power savings in this mode comes from cutting power to the LCD panel only. Since there is no screen refresh, normal clock rates are not required and may be replaced by slower clock rates to further reduce power consumption. The SSCLK (Screen-Save-Clock) input pin can be used to detect a variety of external system activities: detecting keyboard activity is one recommended implementation. Any RAMDAC I/O can be executed. The system will recover from Standby Mode after receiving stimuli in the form of video memory read or write accesses, or the presence of the SSCLK Signal. If power sequencing is in progress, then the CL-GD6420 will allow the sequencing to complete before exiting Standby Mode.

The CL-GD6420 contains a power-save timer that allows it to be programmable in increments of one minute up to 63 minutes with an accuracy of  $\pm 15$  seconds. If the feature is enabled, this is the time-out time from the last stimuli to automatically switch to Standby Mode. The timer stimuli can be by either the SSCLK Signal or by CPU memory access (read or write). The input signal STANDBY\* can be used by external hardware to enter or exit from this mode. Use of the STANDBY\* Pin can be combined with the software method in any combination.

### Suspend Mode

- No power to LCD panel and no screen refresh
- Panel power sequencing is observed
- No CPU access to Video Memory
- Refresh to Video Memory continues but using a 32 kHz clock
- No CPU access to RAMDAC
- No CPU access to I/O Registers
- Frequency Synthesizer is powered-down

The power savings in this mode occurs because host access to video memory is now denied, and a slower clock is used. This slow clock refreshes video memory by performing CAS\*-before-RAS\* refresh. With slow-refresh DRAM, a clock running as slow as 32 kHz can be used. If calculations indicate that 32 kHz violates the selected DRAM refresh specifications, then the CL-GD6420 can provide 64 kHz from the 32 kHz input. Other than this refresh logic, the rest of the CL-GD6420 does not have clocks, reducing power consumption even further.

Suspend Mode can be activated or deactivated, under program control, by a sequence of three consecutive I/O writes to the 'active' IBM VGA-compatible 'Sleep' Port (46E8H or 3C3H).

### Shutdown

- No power to LCD panel
- No clocks to the VGA controller subsystem

Prior to initiating a system-wide shutdown, the video-subsystem state can be saved by the system itself for later restoration. The CL-GD6420 allows the system to save or restore the status of all controller registers.

### 3.5 Internal RAMDAC

The CL-GD6420 includes an on-chip, high-speed, memory digital-to-analog converter known as a RAMDAC. The RAMDAC circuitry helps the CL-GD6420 process color video signals and timing information to the display.

The RAMDAC includes a 256-entry by 18-bit word color lookup table, three 6-bit digital-to-analog converters (DACs), a Pixel Mask Register and a Border Color Register.

An 8-bit address value applied on the pixel address inputs defines the memory location for reading an 18-bit color data word from the color lookup table. This data is partitioned as three fields of six bits

each — one for R, one for G, and one for B — and then applied to the individual DAC inputs.

A pixel word mask is incorporated to allow the incoming pixel address to be altered, permitting changes to the color lookup table contents to be made immediately. This feature allows special display operations such as flashing objects and overlays to be created.

The color lookup table contents are accessed via its 8-bit-wide host interface. An internal synchronizing circuit allows the color value accesses to be completely asynchronous to the pixel video operation.



346420-1

**NOTE:** This diagram documents the RAMDAC as if it were external. Some signals are not INPUTS or OUTPUTS of the CL-GD6420.

**Figure 3–1. RAMDAC Block Diagram**

### **RAMDAC Video Operation**

In video operation, pixel addresses P0 through P7, BLANK\* and BORDER\* are sampled on the rising edge of their pixel clock (PCLK). Their effect appears at the DAC outputs after three further rising edges of PCLK.

Both BLANK\* and BORDER\* are active-low signals. When the BLANK\* input is low, a binary 0 is applied to the DAC inputs, producing a zero-volt DAC output. When the BORDER\* input is low, the color data from the Border Color Register is applied to the DAC inputs.

The DACOFF\* Input is both a display disable control and a DAC power-down control. When DACOFF\* is low, the DACs in the RAMDAC are totally inoperative, which results in the power dissipation being reduced to standby minimum. During this time, the three DAC outputs are at a zero-volt level. When DACOFF\* goes high, several PCLK cycles are required before the DACs in the RAMDAC will function properly.

### **Analog Outputs**

The DAC outputs are designed to produce 0.7-volt peak white amplitude with a reference current ( $I_{REF}$ ) of 6.7 mA when driving a doubly terminated 75 ohm load, which corresponds to an effective DAC output load of 37.5 ohms ( $R_{effective}$ ).

For all values of  $I_{REF}$  and output loading:

$$V_{blacklevel} = \text{zero volts}$$

### **Writing to the Color Lookup Table**

To write a color definition to the lookup table, a value specifying an address location in the lookup table is first written to the Write Mode Address Reg-

ister. The color values for the red, green and blue intensities are then written in succession to the Color Value Register. After the blue data is latched, this new color data is then written into the lookup table at the defined address, and the Address Register is incremented automatically.

Since Address Register increments after each transfer of data to the lookup table, it is best to write a set of consecutive locations at once. The start address of the set of locations is first written to the Write Address Mode Register. The color data for each address location is then sequentially written to the Color Value Register. The RAMDAC automatically writes data to the lookup table and increments the Address Register after each host transfer of three bytes of color data.

### **Reading from the Color Lookup Table**

To read color data from the lookup table, a value specifying the address location of the data is written to the Read Mode Address Register. After the address is latched, the data from this location is automatically read out to the Color Value Register, and the Address Register automatically increments.

The color intensity values are then read from the Color Value Register by the sequence of three read (RD\*) commands. After the blue value is transferred out, new data is read from the lookup table at the current address to the Color Value Register, and the Address Register to automatically increment again.

If the Address Register is loaded with a new starting address while an unfinished sequence is in progress, the system resets and starts a new sequence. This occurs for both read and write operations.

### 3.6 CL-GD6420 Configuration

The CL-GD6420 provides several configuration options. These options are set by installing 'pull-up' or 'pull-down' resistors on certain CL-GD6420 pins, which are sampled at system reset. The selections made are configurations that need only be made once. All listed connections are required.

Pin Name and No.	Function	Notes																																				
FRA4/PUD0 (4)	BIOS Support High = BIOS @ C000; Low = E000	Low for motherboard implementations when the desired BIOS is at E000. Pull high for adapter implementations or when the BIOS is at C000.																																				
FRA6/PD2 (6)	VGA Address Space High = Yxx (I/O)/Yxxx (memory) Low = 3xx (I/O)/Axxx (memory)	Low in most cases. Pulling high would allow for other than a DOS environment.																																				
FRA7/PD3 (7)	Sleep Mode I/O Address High = 46E8h; Low = 3C3h	Normally high for adapter controller implementations, low for motherboard implementations.																																				
FRA8/PUD4 (8)	BIOS Width Select High = 16-bit BIOS; Low = 8-bit	Defines BIOS-to-controller interface.																																				
FRAD0/SW4 (111) and FRAD1/SW3 (112)	Reserved	No connection required.																																				
FRAD2/SW2 (113) and FRAD3/SW1 (114)	Panel Class	<table border="1"> <thead> <tr> <th>SW3</th> <th>SW2</th> <th>SW1</th> <th>Panel Class</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>0</td> <td>0 = 3 MHz</td> </tr> <tr> <td>0</td> <td>0</td> <td>1</td> <td>1 = 6/6.3 MHz</td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> <td>2 = 3 MHz with extra line clock</td> </tr> <tr> <td>0</td> <td>1</td> <td>1</td> <td>3 = 512 color TFT</td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> <td>4 = 3 MHz</td> </tr> <tr> <td>1</td> <td>1</td> <td>0</td> <td>5 = 6/6.3 MHz</td> </tr> <tr> <td>1</td> <td>1</td> <td>0</td> <td>6 = 3 MHz with extra line clock</td> </tr> <tr> <td>1</td> <td>1</td> <td>1</td> <td>7 = Plasma</td> </tr> </tbody> </table>	SW3	SW2	SW1	Panel Class	0	0	0	0 = 3 MHz	0	0	1	1 = 6/6.3 MHz	0	1	0	2 = 3 MHz with extra line clock	0	1	1	3 = 512 color TFT	1	0	1	4 = 3 MHz	1	1	0	5 = 6/6.3 MHz	1	1	0	6 = 3 MHz with extra line clock	1	1	1	7 = Plasma
SW3	SW2	SW1	Panel Class																																			
0	0	0	0 = 3 MHz																																			
0	0	1	1 = 6/6.3 MHz																																			
0	1	0	2 = 3 MHz with extra line clock																																			
0	1	1	3 = 512 color TFT																																			
1	0	1	4 = 3 MHz																																			
1	1	0	5 = 6/6.3 MHz																																			
1	1	0	6 = 3 MHz with extra line clock																																			
1	1	1	7 = Plasma																																			



### 3.7 CL-GD6420 DRAM Configuration




Figure 3-2. CL-GD6420 DRAM Configuration

## 4. VGA REGISTERS

### 4.1 Video Graphics Array-Compatible Register Table

Abbr.	VGA Register Name	Bits	R/W	Reg. Index	Mono. Port	Color Port
MISC	Miscellaneous Output	8	W	–	3C2	3C2
FEAT	Input Status 0 (Feature Read)	4	R	–	3C2	3C2
STAT	Input Status 1 (DisplayStatus)	7	R	–	3BA	3DA
FC	Feature Control	3	W	–	3BA	3DA
GPOS1/MISC	Graphics 1 Pos. (W), Misc. (R)	2, 8	R/W	–	3CC	3CC
GPOS2/FC	Graphics 2 Pos. (W), FeatCtrl (R)	2, 3	R/W	–	3CA	3CA
GRX	Graphics Controller Index	4	R/W	–	3CE	3CE
GR0	Set/Reset	4	R/W	00	3CF	3CF
GR1	Enable Set/Reset	4	R/W	01	3CF	3CF
GR2	Color Compare	4	R/W	02	3CF	3CF
GR3	Data Rotate	5	R/W	03	3CF	3CF
GR4	Read Map Select	3	R/W	04	3CF	3CF
GR5	Mode	7	R/W	05	3CF	3CF
GR6	Miscellaneous	4	R/W	06	3CF	3CF
GR7	Color Don't Care	4	R/W	07	3CF	3CF
GR8	Bit Mask	8	R/W	08	3CF	3CF
ARX	Attribute Controller Index	6	R/W	–	3C0	3C0
AR0-F	Color Palette Regs 0-15	8	R/W	00-0F	3C0	3C0
AR10	Mode Control	7	R/W	10	3C0	3C0
AR11	Overscan Color	8	R/W	11	3C0	3C0
AR12	Color Plane Enable	6	R/W	12	3C0	3C0
AR13	Horizontal Pixel Panning	4	R/W	13	3C0	3C0
AR14	Color Select	4	R/W	14	3C0	3C0
CLPEN	Clear Light Pen Flip Flop	0	W	–	3BB	3DB
SLPEN	Set Light Pen Flip Flop	0	W	–	3BC/3B9	3DC
SERX	Sequence/Extension Register Index	7	R/W	–	3C4	3C4
SR0	Reset	2	R/W	00	3C5	3C5
SR1	Clocking Mode	6	R/W	01	3C5	3C5
SR2	Plane Mask	4	R/W	02	3C5	3C5
SR3	Character Map Select	6	R/W	03	3C5	3C5
SR4	Memory Mode	3	R/W	04	3C5	3C5
SR6	Extensions Control ( <i>see Ext. Table</i> )	1	R/W	06	3C5	3C5
SR7	Reset H. Character Counter	1	W	07	3C5	3C5

#### 4.1 Video Graphics Array-Compatible Register Table (cont.)

Abbr.	VGA Register Name	Bits	R/W	Reg. Index	Mono. Port	Color Port
CRX	CRTC Index	6/5	R/W	–	3B4	3D4
CR0	Horizontal Total	8	R/W	00	3B5	3D5
CR1	Horizontal Display End	8	R/W	01	3B5	3D5
CR2	Horizontal Blanking Start	8	R/W	02	3B5	3D5
CR3	Horizontal Blanking End	5+2+1 <sup>†</sup>	R/W	03	3B5	3D5
CR4	Horizontal Retrace Start	8	R/W	04	3B5	3D5
CR5	Horizontal Retrace End	5+2+1 <sup>†</sup>	R/W	05	3B5	3D5
CR6	Vertical Total	8	R/W	06	3B5	3D5
CR7	Overflow	8	R/W	07	3B5	3D5
CR8	Screen A Preset Row Scan	7	R/W	08	3B5	3D5
CR9	Character Cell Height	5+1+1+1	R/W	09	3B5	3D5
CRA	Cursor Start	6	R/W	0A	3B5	3D5
CRB	Cursor End	5+2 <sup>†</sup>	R/W	0B	3B5	3D5
CRC	Screen A Start Address High	8	R/W	0C	3B5	3D5
CRD	Screen A Start Address Low	8	R/W	0D	3B5	3D5
CRE	Cursor Location High	8	R/W	0E	3B5	3D5
CRF	Cursor Location Low	8	R/W	0F	3B5	3D5
LPENH	Light Pen High	8	R	10	3B5	3D5
LPENL	Light Pen Low	8	R	11	3B5	3D5
CR10	Vertical Retrace Start	8	W	10	3B5	3D5
CR11	Vertical Retrace End	4+2+1+1 <sup>†</sup>	W	11	3B5	3D5
CR12	Vertical Display End	8	R/W	12	3B5	3D5
CR13	Offset	8	R/W	13	3B5	3D5
CR14	Underline Location	5+2 <sup>†</sup>	R/W	14	3B5	3D5
CR15	Vertical Blanking Start	8	R/W	15	3B5	3D5
CR16	Vertical Blanking End	8	R/W	16	3B5	3D5
CR17	CRT Mode Control	7	R/W	17	3B5	3D5
CR18	Line Compare	8	R/W	18	3B5	3D5
CR22	Readback CRT Latches	8	R	22	3B5	3D5
CR24	Attribute Index Toggle	7	R	24	3B5	3D5
CR26MSB	CRTC ScrA Start Address MSB	2	R/W	26	3B5	3D5
CR27MSB	CRTC Cursor Address MSB	2	R/W	27	3B5	3D5
CR30-CR3F	Frame Blank	1	W	3X	3B5	3D5

**NOTE:** <sup>†</sup> Split-field registers are denoted by 'X+Y' or 'X+Y+Z' or 'X+Y+Z+M'.

## 4.2 CL-GD6420 Extension Register Table

The extensions are enabled by GR0A.

These extensions are different than CL-GD510/520, CL-GD610/620, CL-GD5320 and CL-GD6340 extension registers, which were at 3C4/3C5 in the Sequencer Indexed Registers address space.

Abbr.	Extension Register	Bits	Read/ Write	Reg/ Index	Port Addr.
GRX	Graphics Extensions Register Index	[7:0]	R/W	–	3CE
GR0A	Extension Control	[0]	R/W	0A	3CF
ARXER	ARX Unique Read/Write with Toggle	[7, 5:0]	R/W	0B	3CF
CR11B7X	CR11 Bit 7 at Extension	[7]	R/W	0C	3CF
CR09X	Cell Height Extension	[7:0]	R/W	30	3CF
CR0AX	Cursor Start Extension	[5:0]	R/W	31	3CF
CR0BX	Cursor End Extension	[6:0]	R/W	32	3CF
CR14X	Underline Location Extension	[6:0]	R/W	33	3CF
–	Reserved	–	–	39-49	3CF
VOVF35	Vertical Overflow Register for 350-Line Modes	[7:0]	R/W	4A	3CF
VTOT35	Vertical Total for 350-Line Modes	[7:0]	R/W	4B	3CF
VRTCS35	Vertical Retrace Start for 350-Line Modes	[7:0]	R/W	4C	3CF
VRTCE35	Vertical Retrace End for 350-Line Modes	[3:0]	R/W	4D	3CF
VBLKS35	Vertical Blank Start for 350-Line Modes	[7:0]	R/W	4E	3CF
VBLKE35	Vertical Blank End for 350-Line Modes	[3:0]	R/W	4F	3CF
LRHTH	Horizontal Total for Low-Resolution Modes	[7:0]	R/W	50	3CF
HRHT	Horizontal Total for High-Resolution Modes	[7:0]	R/W	51	3CF
LRHBS	Horizontal Blanking Start for Low-Resolution Modes	[7:0]	R/W	52	3CF
HRHBS	Horizontal Blanking Start for High-Resolution Modes	[7:0]	R/W	53	3CF
LRHBE	Horizontal Blanking End for Low-Resolution Modes	[4:0]	R/W	54	3CF
HRHBE	Horizontal Blanking End for High-Resolution Modes	[4:0]	R/W	55	3CF
LRHRS	Horizontal Retrace Start for Low-Resolution Modes	[7:0]	R/W	56	3CF
HRHRS	Horizontal Retrace Start for High-Resolution Modes	[7:0]	R/W	57	3CF
LRHBE	Horizontal Retrace End for Low-Resolution Modes	[4:0]	R/W	58	3CF
HRHBE	Horizontal Retrace End for High-Resolution Modes	[4:0]	R/W	59	3CF
VOVF40	Vertical Overflow Register for 400-Line Modes	[7:0]	R/W	5A	3CF
VTOT40	Vertical Total for 400-Line Modes	[7:0]	R/W	5B	3CF
VRTCS40	Vertical Retrace Start for 400-Line Modes	[7:0]	R/W	5C	3CF
VRTCE40	Vertical Retrace End for 400-Line Modes	[3:0]	R/W	5D	3CF
VBLKS40	Vertical Blank Start for 400-Line Modes	[7:0]	R/W	5E	3CF
VBLKE40	Vertical Blank End for 400-Line Modes	[3:0]	R/W	5F	3CF

## 4.2 CL-GD6420 Extension Register Table (cont.)

Abbr.	Extension Register	Bits	Read/ Write	Reg/ Index	Port Addr.
HTX	Horizontal Total Extension	[7:0]	R/W	60	3CF
HBSX	Horizontal Blank Start Extension	[7:0]	R/W	61	3CF
HBEX	Horizontal Blank End Extension	[7, 4:0]	R/W	62	3CF
HRSX	Horizontal Retrace Start Extension	[7:0]	R/W	63	3CF
HREX	Horizontal Retrace End Extension	[7:0]	R/W	64	3CF
–	Reserved	–	–	65-69	3CF
VOVF48	Vertical Overflow Register for 480-Line Modes	[7:0]	R/W	6A	3CF
VTOT48	Vertical Total for 480-Line Modes	[7:0]	R/W	6B	3CF
VRTCS48	Vertical Retrace Start for 480-Line Modes	[7:0]	R/W	6C	3CF
VRTCE48	Vertical Retrace End for 480-Line Modes	[3:0]	R/W	6D	3CF
VBLKS48	Vertical Blank Start for 480-Line Modes	[7:0]	R/W	6E	3CF
VBLKE48	Vertical Blank End for 480-Line Modes	[3:0]	R/W	6F	3CF
VTX	Vertical Total Extension	[7:0]	R/W	70	3CF
VDEX	Vertical Display Enable Extension	[7:0]	R/W	71	3CF
VBSX	Vertical Blank Start Extension	[7:0]	R/W	72	3CF
VBEX	Vertical Blank End Extension	[7:0]	R/W	73	3CF
VRSX	Vertical Retrace Start Extension	[7:0]	R/W	74	3CF
VREX	Vertical Retrace End Extension	[3:0]	R/W	75	3CF
–	Reserved	–	–	76-77	3CF
CR07X	CR07 Extension Register	[7:0]	R/W	78	3CF
VOVFL	Vertical Overflow Beyond CR07	[4:0]	R/W	79	3CF
–	Reserved	–	–	7A-7F	3CF
HVPOL	CRTC Control	[7:0]	R/W	80	3CF
DM	Display Mode Register	[7:2, 0]	R/W	81	3CF
CCLK	Character Clock Register	[7:0]	R/W	82	3CF
WRC	Write Control Register	[6:0]	R/W	83	3CF
CLK	Clock Select	[7, 5:2]	R/W	84	3CF
VSW	Virtual Switch Source	[4:0]	R/W	85	3CF
CRTCTST	CRTC Test Register	[6:1]	R/W	86	3CF
–	Reserved	–	–	87-8E	3CF
CRTCBC	CRTC BIOS Configuration Register	[1:0]	R/W	8F	3CF
VMCC	VMC Control	[7:5, 3:0]	R/W	90	3CF
CBC	CRT Circular Buffer Policy Selection	[7:5, 3:0]	R/W	91	3CF
FONTC	Font Control	[7:5, 3]	R/W	92	3CF

**4.2 CL-GD6420 Extension Register Table (cont.)**

<b>Abbr.</b>	<b>Extension Register</b>	<b>Bits</b>	<b>Read/ Write</b>	<b>Reg/ Index</b>	<b>Port Addr.</b>
–	Reserved	–	–	93-94	3CF
DELTA	CRT Circular Buffer Delta and Burst	[7:0]	R/W	95	3CF
VMCTST	VMC Test Register	[7:0]	R/W	96	3CF
MONSW	Monitor Switch Read-back	[7:4]	R/W	97	3CF
PANCF	Panel Type Configuration Bits	[7:0]	R/W	98	3CF
PUDCF	Pullup/Down Configuration Bits	[7,4,3,0]	R	99	3CF
VMCF	Video Memory Configuration Bits	[7:6, 4:3]	R/W	9A	3CF
MMCF	Misc. Pin Configuration Bits	[6:3, 1:0]	R/W	8B	3CF
MONID	PS/2 Monitor ID Read-back	[7:5]	R/W	9C	3CF
–	Reserved	–	–	9D-9F	3CF
BIUC	BIU Control	[7,4,3,0]	R/W	A0	3CF
TTC	Tristate and Test Control	[7:6, 3:0]	R/W	A1	3CF
BIOSPG	BIOS Page Selection	[2:0]	R/W	A2	3CF
–	Reserved	–	–	A3-A5	3CF
WAIT	Wait State Control	[7, 5:0]	R/W	A6	3CF
GIO	General I/O Register	[7, 3:1]	R/W	A7	3CF
FCER	FC[1:0] Pins Extensions	[3:0]	R/W	A8	3CF
CACHE	BIU Cache Control	[6:0]	R/W	A9	3CF
DREV	Design Revision	[7:0]	R/W	AA	3CF
MREV	Mask Revision	[7:0]	R/W	AB	3CF
–	Reserved	–	–	AC-B9	3CF
SCR5:0	Scratch Registers 5:0	[7:0]	R/W	BA-BF	3CF
ATTC	Attribute Control	[3:0]	R/W	C0	3CF
CURS	Cursor Attributes	[5, 3:0]	R/W	C1	3CF
GRL0:3	Graphics Controller Memory Latches	[7:0]	R/W	C2-C5	3CF
–	Reserved	–	–	C6-C7	3CF
DACPW	DAC Power Control Register	[7:0]	R/W	C8	3CF
GATST	Graphics and Attribute Test Register	[4, 2:0]	R/W	C9	3CF
–	Reserved	–	–	CA-CF	3CF

### 4.3 CL-GD6420 Flat Panel Extension Register Table

Abbr.	Extension Register	Bits	Read/ Write	Reg/ Index	Port Addr.
COLOFF	Flat Panel Column Offset	[7:0]	R/W	D0	3CF
PNHDE	Flat Panel Horizontal Displayed	[7:0]	R/W	D1	3CF
ROWOFF	Flat Panel Row Offset Extended in ER7C	[7:0]	R/W	D2	3CF
PRST	Panel Row Segment Total	[7:0]	R/W	D3	3CF
PNOVFL	Flat Panel Overflow	[6:0]	R/W	D4	3CF
ATTLCD	Attribute LCD Control	[7:0]	R/W	D5	3CF
GROFF	Grayscale Offset LCD	[7:6, 2:1]	R/W	D6	3CF
RLLCLK	Retrace LLCLK	[7:0]	R/W	D7	3CF
FRCLR	Frame Color	[4:0]	R/W	D8	3CF
ACMOD	AC Modulation	[7:0]	R/W	D9	3CF
FRBC	Frame Buffer Control	[7:1]	R/W	DA	3CF
PWSTIM	Power Save Timer	[7:0]	R/W	DB	3CF
COLLCD	Color LCD Control Register	[2:0]	R/W	DC	3CF
-	Reserved	-	-	DD-DF	3CF

#### 4.4 CL-GD6420 Memory Map Summary Table

Address	VGA Port
3B4	CRTC Index MP (R/W)
3B5	CRTC Data MP (R/W)
3C0	Attribute Controller Index (R/W)/Data (W)
3C1	Attribute Controller Data (R) in VGA Attribute Controller Data (R/W) in EGA
3C2	Miscellaneous Output (W); Feature (R)
3C3	Motherboard Sleep Address (R/W) (in address space only, if switch is enabled)
3C4	Sequencer (R/W)
3C5	Sequencer (R/W)
3C6	RAMDAC Pixel Mask
3C7	RAMDAC Address Register Read Mode (W) RAMDAC Status Register
3C8	RAMDAC Address Register Write Mode
3C9	RAMDAC Data
3CA	Feature Control (R)
3CC	Miscellaneous Output (R)
3CE	Graphics Controller and Extensions Index (R/W)
3CF	Graphics Controller and Extensions Data (R/W)
3D4	CRTC Index (R/W)
3D5	CRTC Data (R/W)
3DA	Feature Control (W), Display Status (R)
46E8	AT Adapter Sleep Address (R/W) (if switch enabled)



## 4.5 Modes Supported During CRT Display Table

### **IBM Standard VGA Modes**

Mode No.	Number of Colors	Char. x Row	Char. Cell	Screen Format	Display Mode	Dot Clock MHz	Horiz. Freq. kHz	Vert. Freq. Hz	Monitor Supported
0,1	16/256K	40 x 25	9 x 16	360 x 400	Text	28	31.5	70	All
2,3	16/256K	80 x 25	9 x 16	720 x 400	Text	28	31.5	70	All
4,5	4/256K	40 x 25	8 x 8	320 x 200	Graphics	25	31.5	70	All
6	2/256K	80 x 25	8 x 8	640 x 200	Graphics	25	31.5	70	All
7	Mono.	80 x 25	9 x 16	720 x 400	Text	28	31.5	70	All
d	16/256K	40 x 25	8 x 8	320 x 200	Graphics	25	31.5	70	All
e	16/256K	80 x 25	8 x 14	640 x 200	Graphics	25	31.5	70	All
f	Mono.	80 x 25	8 x 14	640 x 350	Graphics	25	31.5	70	All
10	16/256K	80 x 25	8 x 14	640 x 350	Graphics	25	31.5	70	All
11	2/256K	80 x 30	8 x 16	640 x 480	Graphics	25	31.5	60	All
12	16/256K	80 x 30	8 x 16	640 x 480	Graphics	25	31.5	60	All
13	256/256K	40 x 25	8 x 8	320 x 200	Graphics	25	31.5	70	All

### **Cirrus Logic Extended Video Modes**

*(Modes supported during CRT only display)*

2D	256/256K	80 x 25	8 x 16	640 x 400	Graphics	25	31.5	70	All
2E	256/256K	80 x 30	8 x 16	640 x 480	Graphics	25	31.5	60	All
30	256/256K	100 x 37	8 x 16	800 x 600	Graphics	40	37.8	60	Multifrequency
37*	16/256K	128 x 48	8 x 16	1024 x 768	Graphics	44.9	35.5	87*	Multifrequency
41	16/256K	100 x 50	8 x 8	800 x 400	Text	32	31.5	60	All
42	16/256K	100 x 60	8 x 8	800 x 480	Text	32	31.5	60	All
44	16/256K	100 x 25	8 x 16	800 x 400	Text	32	31.5	70	All
51	16/256K	132 x 50	8 x 8	1056 x 400	Text	40	31.5	70	All
52	16/256K	132 x 60	8 x 8	1056 x 480	Text	40	31.5	60	All
53	16/256K	80 x 60	8 x 8	640 x 480	Text	25	31.5	60	All
54	16/256K	132 x 25	8 x 16	1056 x 400	Text	40	31.5	60	All
64,6a	16/256K	100 x 37	8 x 16	800 x 600	Graphics	40	37.8	60	Multifrequency

### **NOTES:**

- 'All' refers to PS/2-compatible monitors supporting a horizontal sync frequency of 31.5 kHz.
- 'Multifrequency' refers to monitors supporting variable horizontal sync frequencies ranging from 15 kHz to 50 kHz.
- \* This mode is interlaced.
- This table represents video modes supported in the Cirrus Logic Video BIOS for the CL-GD6420. Supported video modes may be different when using other video BIOS vendors.

## 4.6 Modes Supported During LCD Display Table

### IBM Standard VGA Modes

Mode No.	Mono. STN Number of Shades	Color TFT Number of Colors	CRT Number of Colors	Char. x Row	Char. Cell	Number of Pixels	Expanded Char. Cell	Expand Size	Display Mode	SimulSCAN
0,1	16/16	16/512	16/256K	40 x 25	9 x 16	360 x 400	16x19	640 x 475	Text	Yes, PS/2
2,3	16/16	16/512	16/256K	80 x 25	9 x 16	720 x 400	8x16	640 x 475	Text	Yes, PS/2
4,5	4/64	4/512	4/256K	40 x 25	8 x 8	320 x 200	NA	640 x 475	Graphics	Yes, PS/2
6	2/16	2/512	2/256K	80 x 25	8 x 8	640 x 200	NA	640 x 475	Graphics	Yes, PS/2
7	2/16	2/512	Mono.	80 x 25	9 x 16	720 x 400	8x19	640 x 475	Text	Yes, PS/2
d	16/64	16/512	16/256K	40 x 25	8 x 8	320 x 200	NA	640 x 475	Graphics	Yes, PS/2
e	16/16	16/512	16/256K	80 x 25	8 x 14	640 x 200	NA	640 x 475	Graphics	Yes, PS/2
f	2/16	2/512	Mono.	80 x 25	8 x 14	640 x 350	NA	640 x 475	Graphics	Yes, PS/2
10	16/16	16/512	16/256K	80 x 25	8 x 14	640 x 350	NA	640 x 475	Graphics	Yes, PS/2
11	2/16	2/512	2/256K	80 x 25	8 x 16	640 x 480	NA	640 x 480	Graphics	Yes, PS/2
12	16/16	16/512	16/256K	80 x 25	8 x 16	640 x 480	NA	640 x 480	Graphics	Yes, PS/2
13	64/64	256/24K	256/256K	40 x 25	8 x 8	320 x 200	NA	640 x 475	Graphics	Yes, PS/2

### Cirrus Logic Extended Video Modes

2D	16/16	256/512	256/256K	80 x 25	8 x 16	640 x 400	NA	640 x 475	Graphics	Yes, PS/2
2E	16/16	256/512	256/256K	80 x 25	8 x 16	640 x 480	NA	640 x 480	Graphics	Yes, PS/2
53	16/16	16/512	16/256K	80 x 60	8 x 8	640 x 480	NA	640 x 480	Text	Yes, PS/2

#### NOTE:

— This table represents video modes supported in the Cirrus Logic Video BIOS for the CL-GD6420. Supported video modes may be different when using other video BIOS vendors.

## 5. ELECTRICAL SPECIFICATIONS

### 5.1 Absolute Maximum Ratings

Ambient temperature under bias.....	0° C to 70° C
Storage temperature .....	-65° C to 150° C
Voltage on any pin with respect to ground .....	-0.5 to $V_{CC} + 0.5$ Volts
Operating power dissipation.....	1.000 Watt
Standby power dissipation .....	0.100 Watt
Suspend power dissipation .....	0.020 Watt
Power supply voltage .....	7 Volts
Injection current (latch-up) .....	25 mA

**NOTE:** Stresses above those listed may cause permanent damage to system components. These are stress ratings only. Functional operation at these or any conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect system reliability.

## 5.2 CL-GD6420 DC Specifications (Digital)

( $V_{CC} = 5V \pm 10\%$ ,  $T_A = 0^\circ$  to  $70^\circ$  C, unless otherwise specified)

Symbol	Parameter	MIN	MAX	Units	Conditions
$V_{CC}$	Power Supply Voltage	4.50	5.50	V	Normal Operation
$V_{IL}$	Input Low Voltage	0	0.8	V	
$V_{IH}$	Input High Voltage	2.0	$V_{CC} + 0.5$	V	
$V_{IHC}$	Input High Voltage CMOS	3.0	$V_{CC} + 0.5$	V	
$V_{ILC}$	Input Low Voltage CMOS		1.5	V	
$V_{OHC}$	Output High Voltage CMOS	3.5		V	$I_{OHC} = -200 \mu A$
$V_{OLC}$	Output Low Voltage CMOS		0.4	V	$I_{OLC} = 3.2 \text{ mA}$
$I_{CC}$	Operating Supply Current		180.0	mA	5V nominal
$I_L$	Input Leakage	-10.0	10.0	$\mu A$	$0 < V_{IN} < V_{CC}$
$C_{IN}$	Input Capacitance		10.0	pF	
$C_{OUT}$	Output Capacitance		10.0	pF	

### NOTES:

$I_{OL}$  MAX for IOCHRDY, MEMCS16\* = 24 mA.

$I_{OL}$  MAX for CRTINT = 12 mA.

$I_{OL}$  MAX for CPU DATA, DIR, WE\*, CAS\* = 8 mA.

$I_{OL}$  MAX for LCD Control Signals = 4 mA.

### 5.3 CL-GD6420 DC Specifications (RAMDAC)

( $V_{CC} = 5V \pm 10\%$ ,  $T_A = 0^\circ$  to  $70^\circ$  C, unless otherwise specified)

Symbol	Parameter	MIN	MAX	Units	Conditions
$V_{CC}/AV_{DD}$	Power Supply Voltage	4.50	5.50	V	Normal Operation
$I_{REF}$	DAC Reference Current	-6.7	-10	mA	Notes 1 and 2
$I_{DD}$	Operating Supply Current		100.0	mA	Note 3

**NOTES:**

- 1) Reference currents below the minimum specified may cause the analog output to become invalid.
- 2) The pixel clock frequency must be stable for a period of 20  $\mu$ S after power-up before proper device operation.
- 3)  $I_{DD}$  is dependent upon the digital output loading and pixel clock rate. The value specified is with the outputs unloaded and the pixel clock frequency equal to 33 MHz.

### 5.4 DAC Characteristics

Symbol	Parameter	MIN	MAX	Units	Conditions
R	Resolution	6		Bits	
$V_{omax}$	Output Voltage		0.75	V	$I_O < 10$ mA
$I_{omax}$	Output Current		-21	mA	$V_o < 1V$
$t_r$	Rise Time		8	ns	Note 1
$t_s$	Full-scale settling time		25	ns	Notes 1 and 2

**NOTES:**

- 1) Load = 37.5 ohms + 30 pF and  $I_{REF} = -6.7$  mA.
- 2) From a 2% change in output voltage until settling within 2% of the final value.

## 6. AC TIMING CHARACTERISTICS

This section includes system timing requirements for the CL-GD6420. Timings are provided in nanoseconds (ns), at TTL input levels, with the ambient temperature varying from 0 to 70° C, and  $V_{CC}$  varying from 4.50 to 5.50V DC. The AT bus speed is 12.5 MHz unless otherwise noted. Note that (\*) denotes an active-low signal.

1. All timings assume a load of 50 pF.
2. TTL signals are measured at TTL threshold; CMOS signals are measured at CMOS threshold.
3. On power-up, all DRAM interface signals are inactive. Memory data bus is in Input Mode to sense values on configuration option pins set by pull-up or pull-down resistors.
4. The CL-GD6420 executes eight RAS\*-only cycles to initialize DRAMs before executing normal cycles.

## 6.5 Index of Timing Information


Table/Figure	Title	Page
6-1	I/O Write Timing (ISA Bus).....	32
6-2	I/O Read Timing (ISA Bus).....	33
6-3	Memory Write Timing (ISA Bus) .....	34
6-4	Memory Read Timing (ISA Bus) .....	35
6-5	MEMCS16* Timing (ISA Bus).....	36
6-6	BALE Timing (ISA Bus).....	37
6-7	IOCHRDY Timing for Memory Access (ISA Bus) .....	38
6-8	IOCHRDY Timing for I/O Access (ISA Bus).....	39
6-9	REFRESH* Timing (ISA Bus) .....	39
6-10	DSELH* and DIR Timing for 8-Bit Read Access (ISA Bus) .....	40
6-11	DSELH* and DIR Timing for 16-Bit Read Access (ISA Bus) .....	41
6-12	DSELH* Timing for Write Access (ISA Bus) .....	41
6-13	BIOS-ROMEN* Timing (ISA Bus) .....	42
6-14	AEN Timing (ISA Bus) .....	42
6-15	Random Read/Write Cycle Timing.....	43
6-16	Fast Page Mode Read/Write Cycle Timing.....	46
6-17	CAS*-Before-RAS* Refresh Cycle Timing .....	48
6-18	Clocks .....	49
6-19	Sync, BLANK*, and RGB as Outputs (Internal VDCLK) .....	50
6-20	Suspend Mode Timing .....	51
6-21	Programmable Pins Output Timing.....	52
6-22	Frame-Accelerator Interface Timing .....	53
6-23	Monochrome LCD Interface Timing .....	55
6-24	512-Color LCD Interface Timing .....	57

**Table 6-1. I/O Write Timing (ISA Bus)**

Symbol	Parameter	MIN	MAX	Unit
$t_{WAS}$	Address to IOW* active setup	40		ns
$t_{WDH}$	Data hold time from IOW* inactive	0		ns
$t_{WAH}$	Address hold time from IOW* inactive	0		ns
$t_{WDD}$	Data delay from IOW* active	0	70	ns
$t_{WP}$	IOW* pulse width	320		ns
$t_{WI}$	IOW* inactive to any command	80		ns

**NOTES:**

- 1) AEN must be inactive (See Figure 6-14, *AEN Timing*).
- 2) See Figure 6-11 for DSELH\* timing.
- 3) See Figure 6-8 for IOCHRDY timing.


**Figure 6-1. I/O Write Timing (ISA Bus)**




**Table 6–2. I/O Read Timing (ISA Bus)**

Symbol	Parameter	MIN	MAX	Unit
$t_{RRA}$	Address setup to IOR* active	10		ns
$t_{RDH}$	Data hold time from IOR* inactive	0	30	ns
$t_{RAH}$	Address hold from IOR* inactive	0		ns
$t_{RDD}$	Data delay from IOR* active		220	ns
$t_{RP}$	IOR* pulse width	320		ns
$t_{RZ}$	IOR* active to data active delay	0		ns
$t_{RTZ}$	IOR* active to tristate delay		30	ns
$t_{DDI}$	Data delay from IOCHRDY active		25	ns

**NOTES:**

- 1) AEN must be inactive.
- 2) See Figure 6–12 for DSELH\* and DIR timing.
- 3) See Figure 6–8 for IOCHRDY timing.



**Figure 6–2. I/O Read Timing (ISA Bus)**




**Table 6–4. Memory Read Timing (ISA Bus)**

Symbol	Parameter	MIN	MAX	Unit
$t_{MRAS}$	Address to MEMR* active	0		ns
$t_{MRDH}$	Data hold from MEMR* inactive	0	30	ns
$t_{MRAH}$	Address hold from MEMR* inactive	0		ns
$t_{MRDI}$	Data delay from IOCHRDY active		60	ns
$t_{MRP}$	MEMR* pulse width	375	2100	ns
$t_{MRZ}$	MEMR* active to data active delay	0		ns
$t_{MRTZ}$	MEMR* inactive to tristate delay		30	ns

**NOTES:**


- 1) See Figure 6–10 for DSELH\* and DIR timing.
- 2) See Figure 6–5 for MEMCS16\* timing.
- 3) See Figure 6–7 for IOCHRDY timing.



**Figure 6–4. Memory Read Timing (ISA Bus)**


**Table 6–5. MEMCS16\* Timing (ISA Bus)**

Symbol	Parameter	MIN	MAX	Unit
$t_{MAD}$	MEMCS16* active delay from address		26	ns
$t_{MID}$	MEMCS16* inactive delay from address		45	ns


**Figure 6–5. MEMCS16\* Timing (ISA Bus)**

**Table 6–6. BALE Timing (ISA Bus)**


Symbol	Parameter	MIN	MAX	Unit
$t_{LAS}$	Address setup to BALE	20		ns
$t_{LBS}$	SBHE* setup to BALE	20		ns
$t_{LAH}$	Address hold from BALE	20		ns
$t_{LBH}$	SBHE* hold from BALE	20		ns



**Figure 6–6. BALE Timing (ISA Bus)**


**Table 6–7. IOCHRDY Timing for Memory Access (ISA Bus)**

Symbol	Parameter	MIN	MAX	Unit
$t_{MA}$	MEMW* or MEMR* active to IOCHRDY inactive:			
	8-bit access		230	ns
	16-bit access		40	ns
$t_{ILP}$	IOCHRDY inactive pulse width		2100	ns
$t_{IMA}$	IOCHRDY active from MEMR* or MEMW* active for one additional wait state:			
	16-bit access	100	140	ns


**Figure 6–7. IOCHRDY Timing for Memory Access (ISA Bus)**

**Table 6–8. IOCHRDY Timing for I/O Access (ISA Bus)**


Symbol	Parameter	MIN	MAX	Unit
$t_{IIA}$	IOR* or IOW* active to IOCHRDY inactive: 8-bit access		190	ns
$t_{ILP}$	IOCHRDY inactive pulse width		2100	ns
$t_{IIH}$	IOCHRDY active from IOR* or IOW* active for one additional wait state: 8-bit access	300	340	ns



**Figure 6–8. IOCHRDY Timing for I/O Access (ISA Bus)**

**Table 6–9. REFRESH\* Timing (ISA Bus)**


Symbol	Parameter	MIN	MAX	Unit
$t_{RMA}$	REFRESH* active setup to MEMR* active	20		ns
$t_{RHM}$	REFRESH* active hold from MEMR* inactive	-10		ns



**Figure 6–9. REFRESH\* Timing (ISA Bus)**

**Table 6–10. DSELH\* and DIR Timing for 8-Bit Read Access (ISA Bus)**


Symbol	Parameter	MIN	MAX	Unit
$t_{CD8}$	Command active to Buffer Control active		40	ns
$t_{\downarrow CD8}$	Command inactive to Buffer Control inactive		20	ns


**Figure 6–10. DSELH\* and DIR Timing for 8-Bit Read Access (ISA Bus)**



**Table 6–11. DSELH\* and DIR Timing for 16-Bit Read Access (ISA Bus)**

Symbol	Parameter	MIN	MAX	Unit
$t_{CD16}$	Command active to Buffer Control active		40	ns
$t_{iCD16^*}$	Command inactive to Buffer Control inactive		20	ns




NOTE: \*: DSELH\* stays low until the beginning of the next read access.

**Figure 6–11. DSELH\* and DIR Timing for 16-Bit Read Access (ISA Bus)**

**Table 6–12. DSELH\* Timing for Write Access (ISA Bus)**

Symbol	Parameter	MIN	MAX	Unit
$t_{CDS}$	Command active to DSELH* active		40	ns
$t_{iCDS}$	Command inactive to DSELH* inactive		20	ns




**Figure 6–12. DSELH\* Timing for Write Access (ISA Bus)**

**Table 6–13. BIOS-ROMEN\* Timing (ISA Bus)**


Symbol	Parameter	MIN	MAX	Unit
$t_{RAM}$	BIOS-ROMEN* active delay from MEMR* active		30	ns
$t_{RIM}$	BIOS-ROMEN* inactive delay from MEMR* inactive		30	ns

**NOTE:**

Address to MEMR\* setup and hold indicated in Figure 6–4 must be met.


**Figure 6–13. BIOS-ROMEN\* Timing (ISA Bus)**
**Table 6–14. AEN Timing (ISA Bus)**

Symbol	Parameter	MIN	MAX	Unit
$t_{ASI}$	AEN active setup to IOR* or IOW* active	20		ns
$t_{AHI}$	AEN hold from IOR* or IOW* active	0		ns


**Figure 6–14. AEN Timing (ISA Bus)**

**Table 6–15. Random Read/Write Cycle Timing**

Symbol	Parameter	MIN	MAX	Unit
$t_{ASR}$	Address setup time to RAS*	5		ns
$t_{ASC}$	Address setup time to CAS*	5		ns
$t_{RCD}$	RAS* to CAS* delay time	2.5		$T_C$
$t_{RAH}$	Row address hold time	1		$T_C$
$t_{CAH}$	Column address hold time	1		$T_C$
$t_{RCS}$	Read command setup time	5		ns
$t_{DZO}$	Data valid from OE* low	*	1.5	$T_C$
$t_{DZR}$	Data valid from RAS* low	*	4	$T_C$
$t_{DZC}$	Data valid from CAS* low	*	1.5	$T_C$
$t_{DZCA}$	Data valid from column address		2.0	$T_C$
$t_{DTO}$	Data tristate from OE* high	*	*	ns
$t_{RPN}$	RAS* precharge time	3		$T_C$
$t_{CR}$	Read-write cycle time (random cycle)	7		$T_C$
$t_{RHC}$	Read command hold from CAS* high	0.5		$T_C$
$t_{RHR}$	Read command hold from RAS* high	1		$T_C$
$t_{RZO}$	RAS* hold time from OE* low	2		$T_C$
$t_{CPN}$	CAS* precharge time	0.5		$T_C$
$t_{WSC}$	WE* setup time to CAS*	0.5		$T_C$
$t_{WHC}$	WE* hold time from CAS* low	0.5		$T_C$
$t_{WP}$	WE* pulse width	1		$T_C$
$t_{DSC}$	Write data setup to CAS*	5		ns
$t_{DHC}$	Write data hold from CAS*	1		$T_C$
$t_T$	Transition time		5	ns

**Table 6-15. Random Read/Write Cycle Timing (cont.)**

<b>Symbol</b>	<b>Parameter</b>	<b>MIN</b>	<b>MAX</b>	<b>Unit</b>
$t_{DHR}$	Write data hold from RAS* low	3.5		$T_C$
$t_{RP}$	RAS* pulse width	4		$T_C$
$t_{CP}$	CAS* pulse width	1.5		$T_C$

**NOTES:**

- 1) An asterisk (\*) indicates the parameter is a device-dependent value or active-low signal, as appropriate.
- 2)  $T_C$  is one SQCLK period.



**Table 6–16. Fast Page Mode Read/Write Cycle Timing**

Symbol	Parameter	MIN	MAX	Unit
$t_{ASR}$	Address setup time to RAS*	5		ns
$t_{ASC}$	Address setup time to CAS*	5		ns
$t_{RCD}$	RAS* to CAS* delay time	2.5		$T_C$
$t_{RAH}$	Row address hold time	1		$T_C$
$t_{CAH}$	Column address hold time	1		$T_C$
$t_{RCS}$	Read command setup time	5		ns
$t_{DZO}$	Data valid from OE* low	*	1.5	$T_C$
$t_{DZR}$	Data valid from RAS* low		4	$T_C$
$t_{DZC}$	Data valid from CAS* low	*	1.5	$T_C$
$t_{DZCA}$	Data valid from column address		2.0	$T_C$
$t_{DTO}$	Data tristate from OE* high	*	*	ns
$t_{RHC}$	Read command hold from CAS* high	0.5		$T_C$
$t_{WSC}$	WE* setup time to CAS*	0.5		$T_C$
$t_{WHC}$	WE* hold time from CAS* low	0.5		$T_C$
$t_{WP}$	WE* pulse width	1		$T_C$
$t_{DSC}$	Write data setup to CAS*	5		ns
$t_{DHC}$	Write data hold from CAS*	1		$T_C$
$t_T$	Transition time		5	ns
$t_{CP}$	Page Mode cycle time	2		$T_C$
$t_{CPN}$	CAS* precharge (Page Mode)	0.5		$T_C$

**NOTES:**

- 1) An asterisk (\*) indicates the parameter is a device-dependent value or active-low signal, as appropriate.
- 2)  $T_C$  is one SQCLK period.





Figure 6-16. Fast Page Mode Read/Write Cycle Timing

**Table 6–17. CAS\*-Before-RAS\* Refresh Cycle Timing**

Symbol	Parameter	MIN	MAX	Unit
$t_{CSR}$	CAS* setup before RAS*	1		$T_C$
$t_{CHR}$	CAS* hold from RAS*	1.5		$T_C$
$t_{RPL}$	RAS* pulse width (low)	6		$T_C$
$t_{RPH}$	RAS* pulse width (high)	2		$T_C$
$t_{RC}$	Cycle (Refresh)	9		$T_C$


**Figure 6–17. CAS\*-Before-RAS\* Refresh Cycle Timing**




**Table 6–18. Clocks**

Symbol	Parameter	MIN	MAX	Unit
$t_R$	Rise time:			
	SQCLK		6	ns
	VDCLK		6	ns
	OSC (below 25 MHz)		10	ns
	OSC (above 25 MHz)		6	ns
	CLKSEL[3:0] (below 25 MHz)		10	ns
	CLKSEL[3:0] (above 25 MHz)		6	ns
$t_F$	Fall time:			
	SQCLK		6	ns
	VDCLK		6	ns
	OSC (below 25 MHz)		10	ns
	OSC (above 25 MHz)		6	ns
	CLKSEL[3:0] (below 25 MHz)		10	ns
	CLKSEL[3:0] (above 25 MHz)		6	ns
$t_H$	High Period (Note 1):			
	SQCLK	-5%	+5%	
	VDCLK	-5%	+5%	
	OSC CLKSEL[3:0]	-5%	+5%	
$t_L$	Low Period (Note 1):			
	SQCLK	-5%	+5%	
	VDCLK	-5%	+5%	
	OSC CLKSEL[3:0]	-5%	+5%	

**NOTE:**


The percentages for High and Low Period indicate permissible deviation from  $t_{CP}/2$ .



**Figure 6–18. Clocks**


**Table 6–19. Sync, BLANK\*, and RGB as Outputs (Internal VDCLK)**

Symbol	Parameter	MIN	MAX	Unit
$t_{VBD}$	VDCLK to BLANK* delay	3	7	ns
$t_{VPD}$	VDCLK to P[7:0] delay	3	7	ns
$t_{VHD}$	VDCLK to HSYNC, VSYNC delay	0	5	ns
$t_{AND}$	VDCLK to R, G, B delay	0	30	ns


**Figure 6–19. Sync, BLANK\*, and R, G, B as Outputs (Internal VDCLK)**

**Table 6–20. Suspend Mode Timing**

Symbol	Parameter	MIN	MAX	Unit
$t_{CSR}$	CAS* setup to RAS* low	20	200	ns
$t_{CHR}$	CAS* hold after RAS* low	100	1000	ns
$t_{CL}$	CAS* low time	120	1000	ns
$t_{RL}$	RAS* low time	120	1000	ns
$t_{REF}$	Refresh period (normal)	$T_{SUSP}/2$		ns
$t_{REF}$	Refresh period (slow)	$T_{SUSP} * 4$		ns




**Figure 6–20. Suspend Mode Timing**

**Table 6–21. Programmable Pins Output Timing**

Symbol	Parameter	MIN	MAX	Unit
$t_{DWO}$	Delay from IOW* inactive to output valid	0	100	ns

**NOTE:**

The programmable pins include PO1, PO2, FC[0]/FPVCC, FC[1]/FPVEE, and CLKSEL[3:0] in Output Mode. CLKSEL[3:0] is in Output Mode at power-on.


**Figure 6–21. Programmable Pins Output Timing**

**Table 6–22. Frame-Accelerator Interface Timing**

Symbol	Parameter	MIN	MAX	Unit
$t_{FRS}$	Row Address valid setup to FRRAS* active	$2 T_C$		ns
$t_{FRH}$	Row Address hold from FRRAS* active	$0.5 T_C$		ns
$t_{FOD}$	Read Data delay from FROE* active	5		ns
$t_{FCS}$	Column Address valid setup to FRCAS* active	$0.5 T_C - 5$		ns
$t_{FCH}$	Column Address valid hold after FRCAS* active	$0.5 T_C - 5$		ns
$t_{FODH}$	Read Data hold after FROE* inactive	2	$0.5 T_C$	ns
$t_{FODS}$	Read Data setup to FROE* inactive	5		ns
$t_{FCOS}$	FRCAS* active delay to FROE* active	$0.5 T_C$		ns
$t_{FOE}$	FROE* active pulse width	$1 T_C$		ns
$t_{FWS}$	Write Data setup to FRWE* active	$0.5 T_C - 10$		ns
$t_{FWH}$	Write Data hold from FRWE* inactive	$0.5 T_C - 5$	$0.5 T_C + 5$	ns
$t_{FWA}$	FRWE* active time	$0.5 T_C - 5$	$0.5 T_C + 5$	ns
$t_{FCC}$	FRCAS* cycle time	$4 T_C$		ns
$t_{FCI}$	FRCAS* inactive time	$1 T_C - 5$		ns
$t_{FCA}$	FRCAS* active time	$3 T_C - 5$		ns
$t_{FRI}$	FRRAS* inactive time	$12 T_C - 5$		ns
$t_{FRA}$	FRRAS* active time	$641 T_C - 5$		ns

**NOTE:**

$T_C$  = FPVDCLK period.




**Table 6–23. Monochrome LCD Interface Timing**

Symbol	Parameter	MIN	MAX	Unit
$t_{FODH}$	Read Data hold after FROE* inactive	2	$0.5T_C$	ns
$t_{KP}$	LLCLK pulse width	$T_C$		ns
$t_{KLK}$	FPVDCLK low setup to LLCLK	$T_C + 20$		ns
$t_{KC}$	FPVDCLK cycle time	$T_C - 10$		ns
$t_{KH}$	FPVDCLK high time	$0.5 T_C - 10$		ns
$t_{KF}$	FPVDCLK fall time		10	ns
$t_{KR}$	FPVDCLK rise time		10	ns
$t_{KHL}$	FPVDCLK low hold time after LLCLK low	$T_C - 20$		ns
$t_{VDS}$	Video data setup time	$0.5 T_C - 20$		ns
$t_{VDH}$	Video data hold time	$0.5 T_C - 20$		ns
$t_{LHK}$	LFS high hold time after LLCLK low	$T_C$		ns
$t_{LSK}$	LFS high setup to LLCLK low	$T_C$		ns
$t_{MDK}$	MOD delay from LLCLK high		30	ns

**NOTE:**

$T_C = 24 \text{ MHz}/4$ .



**Figure 6–23. Monochrome LCD Interface Timing**




**Table 6–24. 512-Color LCD Interface Timing**

Symbol	Parameter	MIN	MAX	Unit
$t_{KP}$	HSYNC pulse width	90		$T_C$
$t_{KC}$	FPVDCLK cycle time	$0.95 T_C$	$1.05 T_C$	$T_C$
$t_{KH}$	FPVDCLK high time	$0.5 T_C - 5$	$0.5 T_C + 5$	$T_C$
$t_{KL}$	FPVDCLK low time	$0.5 T_C - 5$	$0.5 T_C + 5$	$T_C$
$t_{KF}$	FPVDCLK fall time		10	ns
$t_{KR}$	FPVDCLK rise time		10	ns
$t_{VDS}$	Video data setup time	10		ns
$t_{VDH}$	Video data hold time	10		ns
$t_{KLK}$	FPVDCLK low to HSYNC active	0.5		$T_C$
$t_{DDS}$	Panel Data valid to FPHDE active	0		ns
$t_{DDH}$	FPHDE inactive to FPVDCLK low	10		ns
$t_{BSD}$	FPHDE active to FPVDCLK low	8		ns
$t_{BSH}$	FPVDCLK low to FPHDE inactive	10		ns
$t_{BDD}$	VSYNC inactive to valid Data	0		ns
$t_{BP}$	VSYNC pulse width	1600		$T_C$

**NOTE:**

$T_C$  = FPVDCLK period.



**Figure 6-24. 512-Color LCD Interface Timing**

## 7. CL-GD6420 REGISTERS

The following tables list the CL-GD6420 extension registers.

### Extension Registers

Abbreviation	Register Name	Index	Port	Page
ER0A	Extension Control	0A	3CF	62
ER0B	Attribute Controller Index at Extension	0B	3CF	63
ER0C	CR11 Bit 7 at Extension	0C	3CF	64
ER0D	CPU Base Address Control	0D	3CF	65
ER0E	CPU Base Address Mapping Register A	0E	3CF	67
ER0F	CPU Base Address Mapping Register B	0F	3CF	68
Reserved	–	30-5F	3CF	–
ER60	Horizontal Total Extension	60	3CF	69
ER61	Horizontal Blank Start Extension	61	3CF	71
ER62	Horizontal Blank End Extension	62	3CF	72
ER63	Horizontal Retrace Start Extension	63	3CF	73
ER64	Horizontal Retrace End Extension	64	3CF	74
Reserved	–	65-6F	3CF	–
ER70	Vertical Total Extension	70	3CF	75
ER71	Vertical Display Enable Extension	71	3CF	76
ER72	Vertical Blank Start Extension	72	3CF	77
ER73	Vertical Blank End Extension	73	3CF	78
ER74	Vertical Retrace Start Extension	74	3CF	79
ER75	Vertical Retrace End Extension	75	3CF	80
Reserved	–	76-77	3CF	–
ER78	CR07 Extension	78	3CF	81
ER79	Vertical Overflow	79	3CF	82
ER7A	Coarse Vertical Retrace Skew	7A	3CF	83
Reserved	–	7B	3CF	–
ER7C	Screen A Start Address Extension	7C	3CF	84
Reserved	–	7D-7F	3CF	–
ER80	H/V Retrace Polarity Control Register	80	3CF	85
ER81	Display Mode	81	3CF	86
ER82	Character Clock Selection	82	3CF	87
ER83	Write Control	83	3CF	88
ER84	Clock Select	84	3CF	89
Reserved	–	85	3CF	–
ER86	CRTC Test	86	3CF	91
ER87	CRTC Spare Extension (Rev. B Only)	87	3CF	92
Unused	–	88-8E	3CF	–
ER8F	CRTC BIOS Configuration	8F	3CF	93
ER90	Display Memory Control	90	3CF	95
ER91	CRT-Circular Buffer Policy Selection	91	3CF	97
ER92	Font Control	92	3CF	98
ER95	CRT-Circular Buffer Delta and Burst	95	3CF	99
ER96	Display Memory Control Test	96	3CF	100

**7. CL-GD6420 REGISTERS (cont.)**

Abbreviation	Register Name	Index	Port	Page
ER97	Monitor Switches Read-back	97	3CF	101
ER98	Scratch	98	3CF	102
ER99	Configuration Register	99	3CF	103
ER9A	Display Memory Configuration	9A	3CF	104
ER9B	Miscellaneous Configuration	9B	3CF	105
ER9C	PS/2 Monitor ID	9C	3CF	107
Reserved	–	9D-9F	3CF	–
ERA0	Bus Interface Unit Control	A0	3CF	108
ERA1	Three-State and Test Control	A1	3CF	110
ERA2	BIOS Page Selection	A2	3CF	111
Reserved	–	A3-A5	3CF	–
ERA6	Wait State Control	A6	3CF	112
ERA7	General I/O Controls	A7	3CF	113
Reserved	–	A8	3CF	–
ERA9	Bus Interface Cache Control	A9	3CF	114
ERAA	Design Revision	AA	3CF	116
ERAB	Mask Revision	AB	3CF	117
Reserved	–	AC-B9	3CF	–
ERBA-BF	Scratch Register 5-0	BA-BF	3CF	118
ERC0	Attribute and Graphics Control	C0	3CF	119
ERC1	Cursor Attributes	C1	3CF	120
ERC2-C5	Graphics Controller Memory Latches 0-3	C2-C5	3CF	121
Reserved	–	C6-C7	3CF	–
ERC8	RAMDAC Control	C8	3CF	122
ERC9	Graphics and Attribute Test	C9	3CF	123
Reserved	–	CA-CF	3CF	–
ERD0	Flat Panel Column Offset	D0	3CF	124
ERD1	Flat Panel Horizontal Size	D1	3CF	125
ERD2	Flat Panel Row Offset	D2	3CF	126
ERD3	Flat Panel Vertical Size	D3	3CF	127
ERD4	Flat Panel Overflow	D4	3CF	128
ERD5	Flat Panel Attribute Control	D5	3CF	129
ERD6	Flat Panel Gray Scale Offset	D6	3CF	131
ERD7	Flat Panel Retrace Line Clock Control	D7	3CF	133
ERD8	Flat Panel Frame Color	D8	3CF	134
ERD9	Flat Panel AC Modulation	D9	3CF	135
ERDA	Flat Panel Display Control	DA	3CF	136
ERDB	Standby Timer Control	DB	3CF	138
ERDC	Flat Panel Color Configuration	DC	3CF	139
Reserved	–	DD-DF	3CF	–

## 7.1 VGA Register Port Map

**Table 7–1. VGA Register Port Map**

Address	Port
3?4	CRT Controller Index (R/W)
3?5	CRT Controller Data (R/W)
3BA	Feature Control (W), Input Status Register 1 (R) (Monochrome)
3C0	Attribute Controller Index/Data (Write)
3C1	Attribute Controller Index/Data (Read)
3C2	Miscellaneous Output (W), Input Status Register 0 (R)
3C3	VGA Enable (R/W)
3C4	Sequencer Index (R/W)
3C5	Sequencer Data (R/W)
3C6	Video DAC Pixel Mask (R/W), Hidden DAC Register (R/W)
3C7	Pixel Address Read Mode (W), DAC State (R)
3C8	Pixel Mask Write Mode (R/W)
3C9	Pixel Data (R/W)
3CA	Feature Control Readback (R)
3CC	Miscellaneous Output Readback (R)
3CE	Graphics Controller Index (R/W)
3CF	Graphics Controller Data (R/W)
3DA	Feature Control (W), Input Status Register 1 (R) (Color)

**NOTE:** The '?' in an address would be 'B' for monochrome and 'D' for color

## 7.2 Register Delta List Between the CL-GD6420-A and the CL-GD6420-B

**Table 7–2. Register Delta List**

Register	CL-GD6420-A	CL-GD6420-B
ER81[6]	Not Used	Used
ER87[7,4]	Not Used	Used
ER90[6]	Not Used	Used
ER97 and ER99	Pull-Down Resistors May Be Used	Pull-Down Resistors Are Not Necessary
ERD6[5,4]	Not Used	Used
ERD8[6]	Not Used	Used
ERDA[0]	Not Used	Used

### 7.3 CL-GD6420 Extended Register Details

#### 7.3.1 Extension Control Register: ER0A

I/O Port Address: 3CF

Index: 0A

Bit	Description	Access	Reset State
7(MSB)	Reserved		0
6	Reserved		0
5	Reserved		0
4	Reserved		0
3	Reserved		0
2	Reserved		0
1	Reserved		0
0(LSB)	Extensions Register Access Flag	R/W	0

This register is used to enable or disable access to the Extension Registers.

To enable access to the Extension Registers, write the value EC to this register. A subsequent read from this register will return the value '01', indicating access to the Extension Registers.

To disable access to the Extension Registers, write the value CE to this register. A subsequent read from this register will return the value '00', indicating no access to the Extension Registers.

Bit	Description
Bits 7:1	Reserved
Bit 0	<b>Extensions Register Access Flag:</b> A '1' indicates access is allowed to the Extension Registers.

### 7.3.2 Attribute Controller Index At Extension Register: ER0B

I/O Port Address: 3CF

Index: 0B

Bit	Description	Access	Reset State
7(MSB)	Index/Data State of Attribute Controller	R/W	0
6	Reserved		0
5	Video Enable	R/W	0
4	Attribute Controller Index 4	R/W	x
3	Attribute Controller Index 3	R/W	x
2	Attribute Controller Index 2	R/W	x
1	Attribute Controller Index 1	R/W	x
0(LSB)	Attribute Controller Index 0	R/W	x

This register duplicates the Attribute Controller Index Register (3C0) Bits 5-0. In addition, Bit 7 enables the program to unconditionally determine or force the state of the Index/Data Pointer.

Bit	Description
Bit 7	<b>Index/Data State of Attribute Controller:</b> This bit reflects and controls the state of the Index/Data Pointer in the Attribute Controller. When the register is read, the state is returned; when the register is written, the state is forced. 0 = Index 1 = Data
Bit 6	Reserved
Bit 5	<b>Video Enable:</b> When this bit is reset to a '0', the screen displays the color indicated by Overscan Register AR11 (normally black); when set to a '1', normal video display is enabled. In the standard VGA, this bit also selects the address source for the Palette Registers (0 = CPU and 1 = Video), which requires that CPU writes to the Palette Registers only occur when this bit is a '0' (or else the data will be written to random Palette Register locations as determined by the Video Data Stream at the time of the write). In the CL-GD6420, the palette is dual-ported and may be accessed at any time, independent of the state of this bit.
Bits 4:0	<b>Attribute Controller Indexes:</b> These five bits form the index to the Data Registers in the Attribute Controller.

**7.3.3 CR11 Bit 7 at Extension Register: ER0C**

I/O Port Address: 3CF

Index: 0C

Bit	Description	Access	Reset State
7(MSB)	Write Protect CR00-CR07	R/W	0
6	Reserved		0
5	Reserved		0
4	Reserved		0
3	Reserved		0
2	Reserved		0
1	Reserved		0
0(LSB)	Reserved		0

This register is used to break a deadlock between CR3 and CR11.

Bit	Description
-----	-------------

Bit 7	<b>Write Protect CR00-CR07:</b> This bit provides write protection for Registers CR00-CR07 (mostly the Horizontal Control Registers). The functionality of this bit is the same as Bit 7 of CR11h. This bit resolves the deadlock issue described in the next paragraph.
-------	--

If CR3[7] is reset to a '0', then CR11 no longer controls write protect for CR0-CR7. If CR11[7] is set to a '1', then CR3[7] is write protected. Since CR3[7] is write protected, CR10 and CR11 cannot be accessed as Vertical Retrace Control Registers, and in particular, CR11[7] cannot be programmed to change the write-protected state of CR3[7].

ER0C[7] is always accessible and breaks the deadlock.

Bits 6:0	Reserved
----------	----------



### 7.3.4 CPU Base Address Control Register: ER0D

I/O Port Address: 3CF

Index: 0D

Bit	Description	Access	Reset State
7(MSB)	Reserved		0
6	Reserved		0
5	Reserved		0
4	Reserved	R/W	0
3	Reserved		0
2	2/1 Page Selection	R/W	0
1	64K/32K Page Size	R/W	0
0(LSB)	Enable Page Remapping	R/W	0

This register is write protected by ERA7[4] = 1.

This register is used to control the mapping of host memory access into the Display Memory. The host has at most a 128K window (A0000h through BFFFFh) to access up to 1024K bytes of the Display Memory. This register, in conjunction with the ER0E and ER0F Registers, provides the necessary remapping.

The remapping is done using an 8-bit adder. It adds the low-order 15 or 16 bits of host address with the eight bits taken from either ER0E or ER0F. Whether 15 or 16 bits are used depends on the page size. Whether ER0E or ER0F is chosen depends on the page size and number of pages.

Bit 0 of the Remapping Register is aligned with Bit 12 of the CPU address. This means that the low-order 12 bits of the Display Memory Address are determined strictly by the CPU address. The high-order eight bits of the Display Memory Address are the arithmetic sum of Bits 15:12 or 14:12 of the CPU address, and Bits 7:0 of the Remapping Register. Bits 23:16 of the CPU address are ignored by the adder. Overflow is possible and is not detected.

Bit alignment is shown in the following table:

**Table 7–2. Adder Alignment**

CPU Bit					15	14	13	12
Register Bit	7	6	5	4	3	2	1	0

This scheme provides a 64K block beginning on any 4K boundary accessible through each of the Remapping Registers.

**7.3.4 CPU Base Address Control Register: ER0D (cont.)**

Bit	Description
Bits 7:4	Reserved
Bit 2	<b>2/1 Page Selection:</b> If Bit 2 is reset to a '0', remapping is possible only through ER0E. If Bit 2 is set to a '1', remapping is possible through both ER0E and ER0F.
Bit 1	<b>64K/32K Page Size:</b> If Bit 1 is reset to a '0', remapping is done for 32K pages. If Bit 1 is set to a '1', remapping is done for 64K pages. The following table summarizes the remapping according to the CPU address.

**Table 7-3. Remapping Register Selection**

Bit 2	Bit 1	A000-A7FFF	A8000-AFFFF	B0000-B7FFF	B8000-BFFFF
0	0	ER0E	* a	*	*
0	1	ER0E	ER0E	*	*
1	0	ER0E	ER0F	*	*
1	1	ER0E	ER0E	ER0F	ER0F <sup>b</sup>

a. (\*) indicates the address is not modified in the Remapping Logic.

b. To use two pages of 64K each, program GR6[3:2] to 0:0; 128K of Display Memory is selected.

Bit 0	<b>Enable Page Remapping:</b> If this bit is reset to a '0', the address is passed through the Remapping Logic with no modification.
-------	--

**7.3.5 CPU Base Address Mapping Register A: ER0E**

I/O Port Address: 3CF

Index: 0E

Bit	Description	Access	Reset State
7(MSB)	Address Offset Bit 19	R/W	0
6	Address Offset Bit 18	R/W	0
5	Address Offset Bit 17	R/W	0
4	Address Offset Bit 16	R/W	0
3	Address Offset Bit 15	R/W	0
2	Address Offset Bit 14	R/W	0
1	Address Offset Bit 13	R/W	0
0(LSB)	Address Offset Bit 12	R/W	0

The contents of this register are added to the upper bits A[19:12] of the CPU address prior to accessing the Display Memory, if necessary. The circumstances under which this addition takes place are explained in the description of ER0D above.

Bit	Description
Bits 7:0	<b>Address Offset Bits:</b> This is the 8-bit value added to the upper bits of the CPU address.

**7.3.6 CPU Base Address Mapping Register B: ER0F**

I/O Port Address: 3CF

Index: 0F

Bit	Description	Access	Reset State
7(MSB)	Address Offset Bit 19	R/W	0
6	Address Offset Bit 18	R/W	0
5	Address Offset Bit 17	R/W	0
4	Address Offset Bit 16	R/W	0
3	Address Offset Bit 15	R/W	0
2	Address Offset Bit 14	R/W	0
1	Address Offset Bit 13	R/W	0
0(LSB)	Address Offset Bit 12	R/W	0

The contents of this register are added to the upper bits A[19:12] of the CPU address prior to accessing the Display Memory, if necessary. The circumstances under which this addition takes place are explained in the description of ER0D above.

Bit	Description
Bits 7:0	<b>Address Offset Bits:</b> This is the 8-bit value added to the upper bits of the CPU address.

### 7.3.7 Horizontal Total Extension Register: ER60

I/O Port Address: 3CF

Index: 60

Bit	Description	Access	Reset State
7(MSB)	Horizontal Total Extension	R/W	0
6	Horizontal Total Extension	R/W	0
5	Horizontal Total Extension	R/W	0
4	Horizontal Total Extension	R/W	0
3	Horizontal Total Extension	R/W	0
2	Horizontal Total Extension	R/W	0
1	Horizontal Total Extension	R/W	0
0(LSB)	Horizontal Total Extension	R/W	0

The registers ER60h to ER64h are grouped as the working set of CRTC horizontal monitor timing, and they always control the CRTC to drive horizontal monitor timing. These registers are the counterpart of the CRTC Standard Registers mapped into Extension Address Spaces and are totally transparent to standard VGA applications.

The data sources are controlled by ER83h[1] when the working set is being updated.

ER83h[1] = 0:

The data will be written to both corresponding standard registers in CRTC and the registers in this working set through standard address path, 3X4h (X = D or B).

ER83h[1] = 1:

The working set registers can only be written from the extension address path. The corresponding standard registers in CRTC will not be changed.

Bit	Description
Bits 7:0	<b>Horizontal Total Extension:</b> The value in this register is the least-significant eight bits of a 9-bit field specifying the total number of horizontal character clocks; the most-significant bit is in ER64[5]. This value includes the number of character in the active-display area and the number of characters required for the horizontal blanking period. The actual value programmed is the total number of characters in a horizontal display period minus 5. The total number of characters in a horizontal display period is calculated from dot clock, horizontal frequency, and font width.

**7.3.7 Horizontal Total Extension Register: ER60 (cont.)**

For example:

Dot Clock = 28.322 MHz, Horizontal Frequency = 31.5 kHz, Font Width = 9 Dots.

$28322/31.5 = 900$  dots approximately per horizontal cycle.

$900/9 = 100$  characters per horizontal cycle.

$100 - 5 = 95$  (5Fh) to be programmed into this register.

In standard VGA, horizontal total has an 8-bit value. In the CL-GD64XX family, the horizontal total is extended to up to 512-character clocks.

---

### 7.3.8 Horizontal Blank Start Extension Register: ER61

I/O Port Address: 3CF

Index: 61

Bit	Description	Access	Reset State
7(MSB)	Horizontal Blank Start Extension Bit 7	R/W	0
6	Horizontal Blank Start Extension Bit 6	R/W	0
5	Horizontal Blank Start Extension Bit 5	R/W	0
4	Horizontal Blank Start Extension Bit 4	R/W	0
3	Horizontal Blank Start Extension Bit 3	R/W	0
2	Horizontal Blank Start Extension Bit 2	R/W	0
1	Horizontal Blank Start Extension Bit 1	R/W	0
0(LSB)	Horizontal Blank Start Extension Bit 0	R/W	0

Bit	Description
-----	-------------

Bits 7:0	<p><b>Horizontal Blank Start Extension:</b> The value in this register is the least-significant eight bits of a 9-bit field specifying horizontal blanking start. The most-significant bit is ER62[7]. This bit is used to indicate in character clock units, based on 0, when the Horizontal Blanking Signal becomes active. When the internal character counter reaches the value programmed into this register, blanking starts.</p>
----------	---

If the Blanking Signal is activated too early, some of the display will be lost. If the Blanking Signal is activated after horizontal display enable ends; the timing gap between horizontal display enable end and horizontal blanking start will be the border.

This register is also extended to nine bits instead of the eight bits available to standard VGA.

**7.3.9 Horizontal Blank End Extension Register: ER62**

I/O Port Address: 3CF

Index: 62

Bit	Description	Access	Reset State
7(MSB)	Horizontal Blank Start Extension Bit 8	R/W	0
6	Reserved		0
5	Reserved		0
4	Horizontal Blank End Bit 4	R/W	0
3	Horizontal Blank End Bit 3	R/W	0
2	Horizontal Blank End Bit 2	R/W	0
1	Horizontal Blank End Bit 1	R/W	0
0(LSB)	Horizontal Blank End Bit 0	R/W	0

---

Bit	Description
-----	-------------

---

Bit 7	<b>Horizontal Blank Start Extension:</b> This is Bit 8 of the Horizontal Blank Start Field. It serves to extend ER61, making a 9-bit field.
-------	---

---

Bits 6:5	Reserved
----------	----------

---

Bits 4:0	<b>Horizontal Blank End:</b> These bits are used to indicate in character clocks when the Horizontal Blanking Signal becomes inactive. The value is six bits, with the most-significant bit in ER64[7]. The least-significant bits from the following formula determine the value programmed into this register:
----------	--

Horizontal Blanking Start (ER61 and ER62[7]) + Horizontal Blanking Width.

The 6-bit value of horizontal blank end limits the length of the horizontal blanking pulse to 63 character clocks in VGA. The Blanking Signal should go inactive at least one character clock before the next Horizontal Display Signal enable. The timing gap between Blanking Signal inactive and Horizontal Display Signal active is perceived as the left border. For example, Horizontal Total Number of Characters = 100 (64h). The horizontal blanking end should be at Location 98 (62h).

---



**7.3.10 Horizontal Retrace Start Extension Register: ER63**

I/O Port Address: 3CF

Index: 63

Bit	Description	Access	Reset State
7(MSB)	Horizontal Retrace Start Bit 7	R/W	0
6	Horizontal Retrace Start Bit 6	R/W	0
5	Horizontal Retrace Start Bit 5	R/W	0
4	Horizontal Retrace Start Bit 4	R/W	0
3	Horizontal Retrace Start Bit 3	R/W	0
2	Horizontal Retrace Start Bit 2	R/W	0
1	Horizontal Retrace Start Bit 1	R/W	0
0(LSB)	Horizontal Retrace Start Bit 0	R/W	0

**Bit Description**

---

Bits 7:0 **Horizontal Retrace Start:** This entire byte is the lower eight bits of the 9-bit location value of Horizontal Retrace Start. The most-significant bit is at ER64[6]. These eight bits are used to indicate the point at which the horizontal synchronization pulse becomes active. The value in the register will affect the centering of the screen horizontally.

---

**7.3.11 Horizontal Retrace End Extension Register: ER64**

I/O Port Address: 3CF

Index: 64

Bit	Description	Access	Reset State
7(MSB)	Horizontal Blank End Bit 6	R/W	0
6	Horizontal Retrace Start Extension Bit 8	R/W	0
5	Horizontal Total Extension Bit 8	R/W	0
4	Horizontal Retrace End Bit 4	R/W	0
3	Horizontal Retrace End Bit 3	R/W	0
2	Horizontal Retrace End Bit 2	R/W	0
1	Horizontal Retrace End Bit 1	R/W	0
0(LSB)	Horizontal Retrace End Bit 0	R/W	0

This register contains extension bits for the horizontal parameters of the CRTIC.

Bit	Description
Bit 7	<b>Horizontal Blank End Bit 6:</b> This bit is the most-significant bit of the horizontal blank end 6-bit field (refer to ER62).
Bit 6	<b>Horizontal Retrace Start Extension Bit 8:</b> This is Bit 9 of the Horizontal Retrace Start Field. It serves to extend CR4, making a 9-bit field (refer to ER63).
Bit 5	<b>Horizontal Total Extension Bit 8:</b> This is Bit 8 of the Horizontal Total Field. It serves to extend CR0, making a 9-bit field (refer to ER60).
Bits 4:0	<b>Horizontal Retrace End:</b> These are the five bits specifying the value for the character clock count when the Horizontal Retrace Signal becomes inactive. The least-significant five bits from the following formula determine the value programmed into this register: Horizontal Retrace Start (ER63 + ER64[6]) + Horizontal Synchronization Width. This 5-bit value limits the length of the Retrace Signal to 32 character clocks. The Horizontal Retrace Signal should always end before the Horizontal Blanking Signal.

**7.3.12 Vertical Total Extension Register: ER70**

I/O Port Address: 3CF

Index: 70

Bit	Description	Access	Reset State
7(MSB)	Vertical Total Bit 7	R/W	0
6	Vertical Total Bit 6	R/W	0
5	Vertical Total Bit 5	R/W	0
4	Vertical Total Bit 4	R/W	0
3	Vertical Total Bit 3	R/W	0
2	Vertical Total Bit 2	R/W	0
1	Vertical Total Bit 1	R/W	0
0(LSB)	Vertical Total Bit 0	R/W	0

The Registers ER70 through ER75, ER78, and ER79 are grouped as a working set for vertical display timing; they are the correspondent of standard registers in the CRTC, mapped into extension address space. This working set always controls the CRTC and is actually driving vertical monitor timing. The values in the registers of the working set are controlled by either ER83[0]. When these control registers are set, data is read and written to the standard registers without affecting these working set registers. In this case, the only way to affect the values in the working set registers is through the extension address. When the control registers are cleared, the working set registers will be affected by changes made to the standard registers through the standard address path. The registers in this working set can be read or written to through the extension address path at any time, but the standard registers will not be affected.

Bit	Description
Bits 7:0	<b>Vertical Total Bits 7:0:</b> These are the least-significant eight bits of the 11-bit value that specifies the total number of vertical scanlines in one frame. The 11-bit value for vertical total scanlines is calculated by subtracting 2 from the actual total number of scanlines in one vertical frame. The functionality of this register is the same as CR06, in the CRTC. The 11-bit value of vertical total scanlines extends the maximum scanline capability to 2048 lines.

**7.3.13 Vertical Display Enable Extension Register: ER71**

I/O Port Address: 3CF

Index: 71

Bit	Description	Access	Reset State
7(MSB)	Vertical Display Enable End Bit 7	R/W	0
6	Vertical Display Enable End Bit 6	R/W	0
5	Vertical Display Enable End Bit 5	R/W	0
4	Vertical Display Enable End Bit 4	R/W	0
3	Vertical Display Enable End Bit 3	R/W	0
2	Vertical Display Enable End Bit 2	R/W	0
1	Vertical Display Enable End Bit 1	R/W	0
0(LSB)	Vertical Display Enable End Bit 0	R/W	0

---

Bit	Description
-----	-------------

Bits 7:0	<b>Vertical Display Enable End Bits 7:0:</b> These are the lower eight bits of the 11-bit vertical display value that are used to specify the total number of displayable scanlines in one vertical frame. Bits 8 and 9 are at ER78[6,1]. The most-significant bit, Bit 10, is at ER79[1].
----------	--

---

**7.3.14 Vertical Blank Start Extension Register: ER72**

I/O Port Address: 3CF

Index: 72

Bit	Description	Access	Reset State
7(MSB)	Vertical Blank Start Bit 7	R/W	0
6	Vertical Blank Start Bit 6	R/W	0
5	Vertical Blank Start Bit 5	R/W	0
4	Vertical Blank Start Bit 4	R/W	0
3	Vertical Blank Start Bit 3	R/W	0
2	Vertical Blank Start Bit 2	R/W	0
1	Vertical Blank Start Bit 1	R/W	0
0(LSB)	Vertical Blank Start Bit 0	R/W	0

**Bit Description**

---

Bits 7:0 **Vertical Blank Start Bits 7:0:** These are the lower eight bits of an 11-bit value that specify when the Vertical Blanking Signal becomes active. Bit 8 is in ER78[3]; Bits 9 and 10 are at ER79[2,3].

---

**7.3.15 Vertical Blank End Extension Register: ER73**

I/O Port Address: 3CF

Index: 73

Bit	Description	Access	Reset State
7(MSB)	Vertical Blank End Bit 7	R/W	0
6	Vertical Blank End Bit 6	R/W	0
5	Vertical Blank End Bit 5	R/W	0
4	Vertical Blank End Bit 4	R/W	0
3	Vertical Blank End Bit 3	R/W	0
2	Vertical Blank End Bit 2	R/W	0
1	Vertical Blank End Bit 1	R/W	0
0(LSB)	Vertical Blank End Bit 0	R/W	0

---

Bit	Description
-----	-------------

Bits 7:0	<b>Vertical Blank End Bits 7:0:</b> These bits specify when the Vertical Blanking Signal becomes inactive. The internal Character Clock Counter is compared with this register. As soon as there is a match, the Blanking Signal will be terminated. The value in this register is calculated as follows: Vertical Blanking Start + Blanking Width = Vertical Blanking End.
----------	---

---

**7.3.16 Vertical Retrace Start Extension Register: ER74**

I/O Port Address: 3CF

Index: 74

Bit	Description	Access	Reset State
7(MSB)	Vertical Retrace Start Bit 7	R/W	0
6	Vertical Retrace Start Bit 6	R/W	0
5	Vertical Retrace Start Bit 5	R/W	0
4	Vertical Retrace Start Bit 4	R/W	0
3	Vertical Retrace Start Bit 3	R/W	0
2	Vertical Retrace Start Bit 2	R/W	0
1	Vertical Retrace Start Bit 1	R/W	0
0(LSB)	Vertical Retrace Start Bit 0	R/W	0

**Bit Description**

---

Bits 7:0	<b>Vertical Retrace Start Bits 7:0:</b> These bits specify when the Vertical Synchronization Signal becomes active. These bits represent eight of an 11-bit value. Bits 8 and 9 are in ER78[2,7]; Bit 10 is in ER79[4]. The polarity of the Vertical Synchronization Signal is controlled by Bit 7 of the MISC Output Register.
----------	---

---

**7.3.17 Vertical Retrace End Extension Register: ER75**

I/O Port Address: 3CF

Index: 75

Bit	Description	Access	Reset State
7(MSB)	Reserved		0
6	Reserved		0
5	Reserved		0
4	Reserved		0
3	Vertical Retrace End Bit 3	R/W	0
2	Vertical Retrace End Bit 2	R/W	0
1	Vertical Retrace End Bit 1	R/W	0
0(LSB)	Vertical Retrace End Bit 0	R/W	0

---

Bit	Description
-----	-------------

Bits 7:4	Reserved
----------	----------

---

Bits 3:0	<b>Vertical Retrace End Bits 3:0:</b> These bits specify when the Vertical Synchronization Signal becomes inactive. The value programmed into this register is calculated by taking the least-significant four bits of the following: Vertical Retrace Start + Vertical Synchronization Width = Vertical Retrace End. The 4-bit value in this register will allow the Vertical Synchronization Signal width to be up to 16 scanlines wide. The Vertical Synchronization Signal should be inactive before the Vertical Blanking Signal goes inactive.
----------	--

---



### 7.3.18 CR07 Extension Register: ER78

I/O Port Address: 3CF

Index: 78

Bit	Description	Access	Reset State
7(MSB)	Vertical Retrace Start Bit 9	R/W	0
6	Vertical Display Enable End Bit 9	R/W	0
5	Vertical Total Bit 9	R/W	0
4	Line Compare Bit 8	R/W	0
3	Vertical Blanking Start Bit 8	R/W	0
2	Vertical Retrace Start Bit 8	R/W	0
1	Vertical Display Enable End Bit 8	R/W	0
0(LSB)	Vertical Total Bit 8	R/W	0

Bit	Description
Bit 7	<b>Vertical Retrace Start Bit 9:</b> This bit is the Overflow Bit 9 of the Vertical Retrace Start Register, ER74.
Bit 6	<b>Vertical Display Enable End Bit 9:</b> This bit is the Overflow Bit 9 of the Vertical Display Enable End Register, ER71.
Bit 5	<b>Vertical Total Bit 9:</b> This bit is the Overflow Bit 9 of the Vertical Total Register, ER70.
Bit 4	<b>Line Compare Bit 8:</b> This bit is the Overflow Bit 9 of the Line Compare Register, CR18. This bit is always identical with CR07[4].
Bit 3	<b>Vertical Blanking Start Bit 8:</b> This bit is the Overflow Bit 8 of the Vertical Blanking Start Register, ER78.
Bit 2	<b>Vertical Retrace Start Bit 8:</b> This bit is the Overflow Bit 8 of the Vertical Retrace Start Register, ER74.
Bit 1	<b>Vertical Display Enable End Bit 8:</b> This bit is the Overflow Bit 8 of the Vertical Display Enable End Register, ER71.
Bit 0	<b>Vertical Total Bit 8:</b> This bit is the Overflow Bit 8 of the Vertical Total Register, ER70.

**7.3.19 Vertical Overflow Register: ER79**

I/O Port Address: 3CF

Index: 79

Bit	Description	Access	Reset State
7(MSB)	Reserved		0
6	Reserved		0
5	Reserved		0
4	Vertical Retrace Start Bit 10	R/W	0
3	Vertical Blank Start Bit 10	R/W	0
2	Vertical Blanking Start Bit 9	R/W	0
1	Vertical Display End Bit 10	R/W	0
0(LSB)	Vertical Total Bit 10	R/W	0

This register contains five overflow bits for the vertical parameters of the CRTC.

Bit	Description
Bits 7:5	Reserved
Bit 4	<b>Vertical Retrace Start Bit 10:</b> This is Bit 10 of the Vertical Retrace Start Field. It serves to extend CR7, making an 11-bit field.
Bit 3	<b>Vertical Blank Start Bit 10:</b> This is Bit 10 of the Vertical Blank Start Field. It serves to extend CR7, making an 11-bit field.
Bit 2	<b>Vertical Blanking Start Bit 9:</b> This is Bit 9 of the Vertical Blank Start Field. It serves to extend CR7.
Bit 1	<b>Vertical Display End Bit 10:</b> This is Bit 10 of the Vertical Display End Field. It serves to extend CR7, making an 11-bit field.
Bit 0	<b>Vertical Total Bit 10:</b> This is Bit 10 of the Vertical Total Field. It serves to extend CR7, making an 11-bit field.

**7.3.20 Coarse Vertical Retrace Skew Register for Interlaced Modes: ER7A**

I/O Port Address: 3CF

Index: 7A

Bit	Description	Access	Reset State
7(MSB)	CLKC Skew [7]	R/W	0
6	CLKC Skew [6]	R/W	0
5	CLKC Skew [5]	R/W	0
4	CLKC Skew [4]	R/W	0
3	CLKC Skew [3]	R/W	0
2	CLKC Skew [2]	R/W	0
1	CLKC Skew [1]	R/W	0
0(LSB)	CLKC Skew [0]	R/W	0

This register specifies the skew for the Odd Fields when interlaced video is being generated. In interlaced video, the scanlines of the Odd Field must be positioned (vertically) halfway between the corresponding scanlines of the Even Field. This register introduces up to 255 character-clock-periods of skew.

Bit	Description
Bits 7:0	<b>Vertical Retrace Skew Bits 7:0:</b> These eight bits specify the coarse skew in terms of character clock periods.

**7.3.21 Screen A Start Address Register: ER7C**

I/O Port Address: 3CF

Index: 7C

Bit	Description	Access	Reset State
7(MSB)	Reserved		0
6	Reserved		0
5	Reserved		0
4	Reserved		0
3	Screen A Start Bit 19	R/W	0
2	Screen A Start Bit 18	R/W	0
1	Screen A Start Bit 17	R/W	0
0(LSB)	Screen A Start Bit 16	R/W	0

This register provides the four most-significant bits of the Screen A Start Address. The low-order 16 bits are contained in CRC and CRD in the CRT Controller Group.

Bit	Description
Bits 7:4	Reserved
Bits 3:0	<b>Screen A Start Bits:</b> These four bits are the high-order four bits of the 20-bit Screen A Start Address.

**7.3.22 H/V Retrace Polarity Control Register: ER80**

I/O Port Address: 3CF

Index: 80

Bit	Description	Access	Reset State
7(MSB)	Vertical Retrace Polarity	R/W	0
6	Horizontal Retrace Polarity	R/W	0
5	Source of Polarity Control	R/W	0
4	Enable Expanded Graphics	R/W	0
3	Reserved		0
2	Reserved		0
1	Reserved		0
0(LSB)	Reserved		0

This register contains polarity control bits for the CRTC.

Bit	Description
Bit 7	<b>Vertical Retrace Polarity:</b> This is a Control Bit for Vertical Retrace Polarity in the extension address space. If this bit is set to a '1', then polarity is negative (active-low). If this bit is set to a '0', the polarity is positive (active-high).
Bit 6	<b>Horizontal Retrace Polarity:</b> This is a control bit for Horizontal Retrace Polarity in the extension address space. If this bit is set to a '1', then polarity is negative (active-low). If this bit is set to a '0', the polarity is positive (active-high).
Bit 5	<b>Source of Polarity Control:</b> This bit sets the source of polarity control for both Vertical and Horizontal Sync. If this bit is set to a '1', then the source of control is from ER80[7,6]. If this bit is a '0', the source of control is from MISC[7,6].
Bit 4	<b>Enable Expanded Graphics:</b> This bit enables display expansion in Graphics Modes. When this bit is set to a '1', a predetermined ratio (16 to 19) of scanlines will be replicated in Graphics Mode. This bit can be programmed at any time.
Bits 3:0	Reserved

**7.3.23 Display Mode Register: ER81**

I/O Port Address: 3CF

Index: 81

Bit	Description	Access	Reset State
7(MSB)	SimulSCAN	R/W	0
6	Reserved		
5	Automap Enable	R/W	0
4	LCD Flat Panel Scan Control	R/W	0
3	CL-GD6340 Mode Enable	R/W	0
2	Enable Interlaced Mode	R/W	0
1	Reserved		
0(LSB)	Display Type	R/W	0

This register is used for specific display mode control.

Bit	Description
Bit 7	<b>SimulSCAN:</b> This bit determines if display information is being generated for the LCD only or for the LCD and CRT at the same time. A '1' indicates that the display mode is SimulSCAN; a '0' indicates LCD only.
Bit 6	Reserved
Bit 5	<b>Automap Enable:</b> This bit enables automatic mapping of color information to shades of gray. If it is set to a '1', AutoMap is enabled. If it is set to a '0', then automatic gray scaling does not occur.
Bit 4	<b>LCD Flat Panel Scan Control:</b> This bit determines support for single-scan or dual-scan LCD flat panels. If it is set to a '1', then single-scan flat panels are supported and internal half-frame buffer logic is disabled. If it is set to a '0', then support is set for dual-scan LCD flat panels.
Bit 3	<b>CL-GD6340 Mode Enable:</b> This bit affects the definition of Pin 98. If it is set to a '1', then the function of Pin 98 becomes DE (Display Enable for the CL-GD6340). If it is a '0', then Pin 98 becomes LLCLK.
Bit 2	<b>Enable Interlaced Mode:</b> When this bit is set to a '1', Interlaced Mode is enabled.
Bit 1	Reserved
Bit 0	<b>Display Type:</b> This bit sets the active display type. If it is set to a '1', then the LCD flat panel is the active display. If it is set to a '0', then the CRT is active.

### 7.3.24 Character Clock Selection Register: ER82

I/O Port Address: 3CF

Index: 82

Bit	Description	Access	Reset State	Programmed
7(MSB)	Reserved		0	0
6	Reserved		0	0
5	Reserved		0	0
4	Reserved		0	0
3	Disable SR1 Bit 0	R/W	0	
2	Char. Clock Width Select 2	R/W	0	
1	Char. Clock Width Select 1	R/W	0	
0(LSB)	Char. Clock Width Select 0	R/W	0	

This register is used to select the number of dot clocks in each character clock.

Bit	Description
Bits 7:4	Reserved: These bits should be programmed as shown above.
Bit 3	<b>Disable SR1 Bit 0 Functionality:</b> If this bit is set to a '1', the character clock width will be determined by Bits 2:0 of this register. If this bit is reset to a '0', the character clock width, Bit 0, will be determined by SR1 Bit 0.
Bits 2:0	<b>Character Clock Width Selects:</b> These three bits choose the number of dot clocks per character as indicated in the following table. The three bits are shown as a decimal number where Bit 2 is the MSB.

**Table 7-4. Dot Clock/Character Clock**

Value	Dot Clocks per Character Clock
0	9 Dots
1	8 Dots
2	4 Dots
3	Reserved
4	11 Dots
5	Reserved
6	Reserved
7	Reserved

**7.3.25 Write Control Register: ER83**

I/O Port Address: 3CF

Index: 83

Bit	Description	Access	Reset State
7(MSB)	Reserved		0
6	Attribute Registers Write Protect	R/W	0
5	Reserved		0
4	CRTC Total/Retrace Effect Protect	R/W	0
3	CRTC Blank Effect Protect	R/W	0
2	CRTC Vertical Display End Effect Protect	R/W	0
1	CRTC Display Timing Effect Protect	R/W	0
0(LSB)	CRTC Vertical Monitor Write Protect	R/W	0

This register is used to provide write protection for the Horizontal and Vertical Working Sets.

Bit	Description
Bit 7	Reserved
Bit 6	<b>Attribute Registers Write Protect:</b> This bit provides hardware-level write protection of the internal attribute controller palette registers, AR00-AR0F, preventing them from being changed by application programs. If this bit is set to a '1', protection is in effect. If the bit is set to a '0', protection is disabled.
Bit 5	Reserved
Bit 4	<b>CRTC Total/Retrace Effect Protect:</b> When this bit is set to a '1', the CRTC is controlled by the CRTC extension registers, which now become the Working Set. This, in effect, protects the standard VGA CRTC Registers CR00, CR04, CR05[4:0], CR06, CR07[7,5,2,0], CR10, and CR11. These registers become read-only. Writing to them will not affect the CRTC. When this bit is a '0', the standard CRTC registers have control. Data written to the standard address path, 3x4h, will also be written to the Working Set.
Bit 3	<b>CRTC Blank Effect Protect:</b> This bit operates the same as Bit 4 except the registers affected are CR02, CR03[4:0], CR05[7], CR07[3], CR9[5], CR15, and CR16.
Bit 2	<b>CRTC Vertical Display End Effect Protect:</b> This bit operates the same as Bits 4 and 3 except the affected registers are CR12 and CR07[6,1].
Bit 1	<b>CRTC Display Timing Effect Protect:</b> This bit operates the same as Bits 4, 3, and 2 except the affected registers are CR07[6,1], CR09, CR0A, CR0B, CR12, and CR14.
Bit 0	<b>CRTC Vertical Parameters Write Protect:</b> This bit operates the same as Bits 4, 3, 2, and 1 except the affected registers are CR06, CR07[7,5,3,2,0], CR09[5], CR10, CR11[3:0], CR15, and CR16.



**7.3.26 Clock Select Register: ER84**

I/O Port Address: 3CF

Index: 84

Bit	Description	Access	Reset State
7(MSB)	Source of Clock Selection 1:0	R/W	0
6	Reserved		
5	Clock Selection 3	R/W	1
4	Clock Selection 2	R/W	0
3	Clock Selection 1	R/W	0
2	Clock Selection 0	R/W	0
1	ClkIn /2	R/W	0
0(LSB)	Reserved		

This register is used to program the Video Clock Section of the Dual-frequency Synthesizer. Bits 3:2 of the MISC Register (External Group) can be selected to replace Bits 3:2 of this register. See the description for ER9E for information on programming the SQCLK Section of the Dual-frequency Synthesizer.

**Bit Description**

**Bit 7** **Source of Clock Selection:** If this bit is set to a '1', then Bits 5:2 of this register are used to program the synthesizer. If this bit is reset to a '0', then Bits 5:4 of this register and Bits 3:2 of the MISC Register (External/General Registers) are used to program the synthesizer. This is shown in the table below:

**Table 7-5. VDCLK Select Code Source**

ER84[7]	CLKSEL3	CLKSEL2	CLKSEL1	CLKSEL0
1	ER84[5]	ER84[4]	ER84[3]	ER84[2]
0	ER84[5]	ER84[4]	MISC[3]	MISC[2]

**Bit 6** Reserved

**7.3.26 Clock Select Register: ER84 (cont.)**

Bit	Description
-----	-------------

Bits 5:2	<b>Clock Selection 3-0:</b> These four bits are used to program the Video Clock Section of the Dual-frequency Synthesizer. If Bit 7 is a reset to a '0', then Bits 3:2 of the MISC Register replace Bits 3:2 of this register as shown in Table 7-2 above. The following table enumerates the available frequencies:
----------	--

**Table 7-6. VDCLK Select Code vs. Frequencies**

VDCLK Select Code	Frequency (MHz)	Mode(s)	(ER84)
0000	Reserved		80
0001	65.028	1024 x 768 at 60 Hz	84
0010	85 (Future)	1024 x 768 at 76 Hz	88
0011	36	800 x 600 at 56 Hz	8C
0100	25.175	VGA Graphics Modes	90
0101	28.318	VGA Text Modes	94
0110	24.017		98
0111	39.999	800 x 600 at 60 Hz 132-Column Text Modes	9C
1000	44.907	1024 x 768 at 87 Hz, Interlaced	A0
1001	50.344	640 x 480, Direct-Color	A4
1010	31.5	VESA, 72 Hz (Mode 12)	A8
1011	32.514	100-Column Text Modes	AC
1100	63.0	Direct-Color, VESA, 72 Hz	B0
1101	72 (Future)	800 x 600, Direct-Color, 56 Hz	B4
1110	75 (Future)	1024 x 768 at 70 Hz	B8
1111	80 (Future)	800 x 600, Direct-Color, 60 Hz	BC

Bit 1	<b>ClkIn/2:</b> This bit, when set to a '1', will implement an additional divide by 2 for the frequency selected by Bits 5:2. This feature is primarily used for 3-MHz LCD panels where SimulSCAN support is not required. When this bit is set to a '0' there is no effect.
-------	--

Bit 0	Reserved
-------	----------

**7.3.27 CRTC Test Register: ER86**

I/O Port Address: 3CF

Index: 86

Bit	Description	Access	Reset State
7(MSB)	Reserved		0
6	Reserved		0
5	Reserved		0
4	CRTC Outputs Three-State Control	R/W	0
3	Reserved		0
2	Reserved		0
1	Reserved		0
0(LSB)	Reserved		0

This register is used to configure the CL-GD6420 during factory testing. This register should never be modified by an application program, and is described here for information only.

Bit	Description
Bits 7:5	Reserved
Bit 4	<b>CRTC Outputs Three-State Control:</b> If this bit is set to a '1', the HSYNC and VSYNC Outputs will be placed in the high-impedance (three-state) condition.
Bits 3:0	Reserved

**7.3.28 CRTIC Spare Extension Register: ER87 (Rev. B Only)**

I/O Port Address: 3CF

Index: 87

Bit	Description	Access	Reset State
7(MSB)	Invert VDE* on Pin 99	R/W	0
6	Reserved		0
5	Reserved		0
4	VDE* / LFS Configuration on Pin 99	R/W	0
3	Reserved		0
2	Reserved		0
1	Reserved		0
0(LSB)	Reserved		0

This register is used for pin configuration in the CL-GD6420-B only.

Bit	Description
Bits 7:5	<b>Invert VDE on Pin 99:</b> This bit controls the polarity of Pin 99 when the pin is configured as VDE* according to Bit 4 of this register. If this bit is set to '1', VDE is active-high. If this bit is set to '0', VDE is active-low true.
Bit 4	<b>VDE* / LFS Configuration of Pin 99:</b> This bit controls the function of Pin 99. If this bit is set to a '1', Pin 99 is defined as VDE*. If this bit is set to '0', then Pin 99 is defined as LFS.
Bits 3:0	Reserved

**7.3.29 CRTIC BIOS Configuration Register: ER8F**

I/O Port Address: 3CF

Index: 8F

Bit	Description	Access	Reset State
7(MSB)	LLCLK Generation	R/W	0
6	Reserved		
5	Reserved		
4	Reserved		
3	Reserved		
2	Reserved		
1	Clock Select Pinout Configuration	R/W	0
0(LSB)	Clock Select Pinout Configuration	R/W	0

This register is used to select between an external synthesizer and a specific group of external oscillators. It must be reset to a '0' when the Dual-frequency Synthesizer is used.

Bit	Description
Bits 7	<b>LLCLK Generation:</b> This bit will enable the generation of LLCLK (Line Clock) even during non-display time and will continue to do so until the LFS (Line Frame Start) pulse begins. This is used for flat panels that use LLCLK for the the generation of their own Modulation signal and are sensitive to the lack of Modulation during Vertical non-display time. If this bit is set to '1', LLCLK generation will continue until LFS. If it is set to '0', LLCLK's will terminate normally.
Bits 6:2	Reserved
Bits 1:0	<b>Clock Select Pinout Configuration:</b> These two bits are used to choose the Clock Select Configuration as shown in the following table:

**Table 7–7. Clock Select Configurations**

Value	Configuration
0	Clock Synthesizer or Multiplexer
1	External Oscillators Configuration 1
2	External Oscillators Configuration 2
3	External Oscillators Configuration 3

**7.3.29 CRTC BIOS Configuration Register: ER8F (cont.)**

Bit	Description
-----	-------------

The following table indicates the nominal frequencies that are expected on each pin for Configurations 1, 2, and 3:

**Table 7–8. External Oscillator Expectations**

Input Pin	Config. 1	Config. 2	Config. 3
OSC	14 MHz	36 MHz	36 MHz
CLKSEL0	32 MHz	45 MHz	65 MHz
CLKSEL1	25 MHz	50 MHz	50 MHz
CLKSEL2	28 MHz	56 MHz	56 MHz
CLKSEL3	24 MHz	40 MHz	40 MHz

### 7.3.30 Display Memory Control Register: ER90

I/O Port Address: 3CF

Index: 90

Bit	Description	Access	Reset State	Programmed
7(MSB)	Reserved		0	0
6	Power Sequencing Status Bit	R	0	
5	Reserved		0	0
4	Reserved		0	0
3	Display Memory Refresh Ext.	R/W	0	
2	Reserved		0	0
1	RAS Precharge	R/W	0	
0(LSB)	Scanline Double Control	R/W	0	

This register is used in the configuration of Display Memory. Each bit used controls an individual element of the configuration.

Bit	Description
Bit 7	Reserved: This bit should be programmed as shown above.
Bit 6	<b>Power Sequencing Status BitDisplay:</b> This bit is read-only. When this bit is high when read, then a power-sequencing cycle is in progress.
Bits 5:4	Reserved: These bits should be programmed as shown above.
Bit 3	<b>Display Memory Refresh Extension:</b> This bit is used in conjunction with Bit 6 of CR11 (in the CRTIC Group) to specify the number of refresh cycles per scanline. The number is chosen to guarantee an average of one refresh cycle every 16 microseconds (typically). The horizontal period is divided by 16 microseconds, and the result increased to the next integer. The table below indicates the number of refresh cycles executed per horizontal period:

**Table 7–9. Refresh Cycle Select**

ER90[3]	CR11[6]	Refresh Cycles
0	0	3
0	1	5
1	0	1
1	1	1

**7.3.30 Display Memory Control Register: ER90 (cont.)**

Bit	Description
Bit 2	Reserved: This bit should be programmed as shown above.
Bit 1	<b>RAS Precharge:</b> If this bit is set to a '1', the CL-GD6420 will be configured for normal RAS Precharge (three SQCLK cycles). If this bit is set to a '0', the CL-GD6420 will be programmed for Extended-RAS Precharge (four SQCLK cycles).
Bit 0	<b>Scanline Double Control:</b> If this bit is set to a '1', each scanline will be sent to the display twice. This is appropriate when displaying Low-resolution Modes (e.g., 640 x 200) on higher-resolution monitors (e.g., 640 x 400). If this bit is reset to a '0', each scanline will be displayed just once per frame.



**7.3.31 CRT-Circular Buffer Policy Selection Register: ER91**

I/O Port Address: 3CF

Index: 91

Bit	Description	Access	Reset State	Programmed
7(MSB)	CBP7	R	0	
6	CBP6	R	0	
5	CBP5	R/W	0	0
4	CBP4	R/W	0	0
3	CBP3	R/W	0	0
2	CBP2	R/W	0	0
1	CBP1	R/W	0	0
0(LSB)	CBP0	R/W	0	0

This register should never be modified by an application program, and is described here for information only.

Bit	Description
Bits 7:0	<b>CBP7-CBP0:</b> These bits should be programmed as shown above, or as determined by the Video BIOS.

**7.3.32 Font Control Register: ER92**

I/O Port Address: 3CF

Index: 92

Bit	Description	Access	Reset State	Programmed
7(MSB)	Enable Expanded Text	R/W	0	
6	Text Expansion Method Select	R/W	0	
5	Enable Full Height Cursor	R/W	0	
4	Reserved		0	0
3	Enable Software Expanded Text	R/W	0	
2	Reserved		0	0
1	Font Address 17	R/W	0	
0(LSB)	Font Address 16	R/W	0	

Bit	Description
-----	-------------

Bit 7	<b>Enable Expanded Text:</b> When this bit is set to a '1', the hardware will expand 16-scanline text to 19-scanline text. The three extra scanlines are controlled by Bit 6 of this register. This bit is only used in Text Modes. Setting this bit to a '0' disables text expansion.
-------	--

Bit 6	<b>Text Expansion Method Select:</b> When this bit is set to a '1', Scanlines 0, 8, and 15 are duplicated in expanded text. When this bit is set to a '0', Scanline 0 is repeated twice, and Scanline 15 is repeated once. This bit is effective only when Bit 7 is set to a '1'.
-------	---

Bit 5	<b>Enable Full-height Cursor:</b> When this bit is set to a '1', a full-height cursor will be generated independently of Cursor-start and Cursor-end Registers. The purpose is to make the cursor more easily visible on the LCD panel.
-------	---

Bit 4	Reserved: This bit should be programmed as shown above.
-------	---

Bit 3	<b>Enable Software Expanded Text:</b> When this bit is set to a '1', the Video BIOS or video drivers have to supply the expanded font. ER30-ER33 will control the CRTC to generate expanded fonts (typically with 19-high character cells) independently. The corresponding standard registers in the CRTC can be read and written to, but they are no longer used to drive the font display. This bit takes effect in Text Modes only.
-------	---

Bit 2	Reserved: This bit should be programmed as shown above.
-------	---

Bits 1:0	<b>Font Address:</b> These bits are used for font control address extension. These bits are also used for bold-font selection, as an alternate font in 16- and 32-bit-wide video memory configurations.
----------	---

**7.3.33 CRT-Circular Buffer Delta and Burst Register: ER95**

I/O Port Address: 3CF

Index: 95

Bit	Description	Access	Reset State	Programmed
7(MSB)	BURST[3]	R/W	0	0
6	BURST[2]	R/W	0	0
5	BURST[1]	R/W	0	0
4	BURST[0]	R/W	0	0
3	DELTA[3]	R/W	0	0
2	DELTA[2]	R/W	0	0
1	DELTA[1]	R/W	0	0
0(LSB)	DELTA[0]	R/W	0	0

This register should never be modified by an application program, and is described here for information only.

Bit	Description
Bits 7:0	<b>BURST[3:0] and DELTA[3:0]:</b> These bits should be programmed as shown above.

**7.3.34 Display Memory Control Test Register: ER96**

I/O Port Address: 3CF

Index: 96

Bit	Description	Access	Reset State	Programmed
7(MSB)	Reserved		0	0
6	Reserved		0	0
5	Reserved		0	0
4	Reserved		0	
3	DM Bus Three-State	R/W	0	
2	MD 0,2 Three-State	R/W	0	
1	Reserved		0	
0(LSB)	Latch Monitor ID	R/W	0	

---

Bit	Description
-----	-------------

---

Bits 7:5	Reserved: These bits should be programmed as shown above.
----------	---

---

Bit 4	Reserved
-------	----------

---

Bit 3	<b>Display Memory Bus Three-State:</b> If this bit is set to a '1', the Address and Control Pins of the Memory Sequencer will be put into high-impedance. These are AA[8:0], AB[8:0] OE*, WE*, RAS*, and CAS*. If this bit is reset to a '0', the address and control pins will be active-high or active-low for normal operation.
-------	--

---

Bit 2	<b>Memory Data 0,2 Three-State:</b> If this bit is set to a '1', the M0D and M2D Buses will be put into high-impedance. If this bit is reset to a '0', these buses will behave normally.
-------	--

---

Bit 1	Reserved
-------	----------

---

Bit 0	<b>Latch Monitor ID:</b> If this bit is set to a '1', the Monitor ID Bits will be latched just as if reset was being asserted at power-on time. See the description for ER9C. Before setting this bit to a '1', the program must force the screen to blank. Before reading the MONID Register, the program should wait one full-frame time with no screen-refresh cycles. To initiate the latching mechanism, this bit must be programmed to a '1', then to a '0'. The read function occurs when this bit is a '1'; the latch occurs when this bit returns to a '0'.
-------	--

---

**7.3.35 Monitor Switches Read-Back Register: ER97**

I/O Port Address: 3CF

Index: 97

Bit	Description	Access	Default State
7(MSB)	SW7	R	0
6	SW6	R	0
5	SW5	R	0
4	SW4	R	0
3	Reserved	R	0
2	Reserved	R	0
1	Reserved	R	0
0(LSB)	Reserved	R	0

Bits 7:0 of this register are for read-only configuration. These bits reflect the presence or absence of pull-up resistors on several of the MD Bits (Memory Data). The optional configuration resistors described in Register ER99 have no direct effect on the hardware. They are sensed by the Cirrus Logic BIOS at reset time, and whenever ER96[0] is toggled. The meanings described below are assigned by the Cirrus Logic BIOS.

Bit	Description
Bits 7:4	<b>Default Pin</b> <b>Default Meaning</b>
	0      FRAD0      Reserved for BIOS
	0      FRAD1      Reserved for BIOS
	0      FRAD2      Panel Class
	0      FRAD3      Panel Class
Bits 3:0	Reserved

**7.3.36 Scratch Register: ER98**

I/O Port Address: 3CF

Index: 98

Bit	Description	Access	Reset State
7(MSB)	Scratch Bit 7	R/W	x
6	Scratch Bit 6	R/W	x
5	Scratch Bit 5	R/W	x
4	Scratch Bit 4	R/W	x
3	Scratch Bit 3	R/W	x
2	Scratch Bit 2	R/W	x
1	Scratch Bit 1	R/W	x
0(LSB)	Scratch Bit 0	R/W	x

Bit	Description
-----	-------------

Bits 7:0	<b>Scratch Bits 7-0:</b> This register has no effect on the operation of the CL-GD6420. It is reserved for BIOS use.
----------	--

**7.3.37 Configuration Register: ER99**

I/O Port Address: 3CF

Index: 99

Bit	Description	Access	Default State
7(MSB)	Reserved	R	0
6	Reserved	R	0
5	Reserved	R	0
4	BIOS Width	R	0
3	Sleep Location	R	1
2	Reduced Decode	R	0
1	Reserved	R	0
0(LSB)	Enable C000:0 BIOS	R	1

This is a read-only configuration register. It reflects the presence or absence of pull-up resistors on several pins. It is updated at reset time or whenever ER96[0] is toggled. The configuration resistors described in this register have a direct effect on the hardware.

Bit	Description		
Bits 7:0	<b>Default</b>	<b>Pin</b>	<b>Default State</b>
	0	PD7	Reserved
	0		Reserved
	0		Reserved
	0	FRA8	BIOS Width (8- or 16-bit)
	1	FRA7	Sleep Location (3C3h or 46E8h)
	0	FRA6	Reserved
	0	FRA5	
	1	FRA4	Enable ROM Decode (C000:0)

**7.3.38 Display Memory Configuration Register: ER9A**

I/O Port Address: 3CF

Index: 9A

<b>Bit</b>	<b>Description</b>	<b>Access</b>	<b>Reset State</b>	<b>Programmed</b>
7(MSB)	Reserved		0	0
6	Reserved		0	0
5	Reserved		0	0
4	Reserved		0	0
3	Reserved		0	0
2	Reserved		0	0
1	Reserved		0	0
0(LSB)	Reserved		0	0

This register is used to choose memory-width configuration.

<b>Bit</b>	<b>Description</b>
------------	--------------------

Bits 7:0	Reserved: These bits should be programmed as shown above.
----------	---



### 7.3.39 Miscellaneous Configuration Register: ER9B

I/O Port Address: 3CF

Index: 9B

Bit	Description	Access	Reset State	Programmed
7(MSB)	Reserved		0	0
6	LLCLK/DE Pin Config.	R/W	0	
5	LLCLK/DE Pin Config.	R/W	0	
4	INTERNAL/MOD Pin Config.	R/W	0	
3	INTERNAL/MOD Pin Config.	R/W	0	
2	Reserved		0	0
1	On-Chip Monitor Sense Ena.	R/W	0	
0(LSB)	SQCLK Inversion	R/W	0	

Bit	Description
-----	-------------

Bits 7	Reserved: This bit should be programmed as shown above.
--------	---

Bits 6:5	<b>LLCLK/DE Pin Configuration:</b> These two bits configure the function of Pin 98 as shown in the following table. These bits have no effect if ER81[3] is set to a '1' (CL-GD6340 Mode Enable).
----------	---

**Table 7–10. LLCLK/DE Pin Configuration**

Bit 6	Bit 5	Pin Function
0	0	LLCLK (Default at Power-On)
0	1	DE (for the CL-GD6340)
		Reserved
1	1	Pins 98/99 = PHSYNC/PVSYNC

Bits 4:3	<b>INTERNAL/MODULATION Pin Configuration:</b> These two bits configure the function of Pin 100 as shown in the following table.
----------	---

**Table 7–11. INTERNAL/MODULATION**

Bit 4	Bit 3	Pin Function
0	0	INTERNAL (Default at Power-On)
0	1	MODULATION (for the LCD panel)
10 - 11		Reserved

**7.3.39 Miscellaneous Configuration Register: ER9B (cont.)**

Bit	Description
Bit 2	Reserved: This bit should be programmed as shown above.
Bit 1	<b>On-Chip Monitor Sense Enable:</b> If this bit is reset to a '0', the On-chip Monitor Sense is enabled.
Bit 0	<b>SQCLK Phase Inversion:</b> When this bit is set to '1', the phase of the SQCLK (Memory Clock) is inverted. When this bit is set to '0', SQCLK phase is normal.

**7.3.40 PS/2 Monitor ID Register: ER9C**

I/O Port Address: 3CF

Index: 9C

Bit	Description	Access	Reset State
7(MSB)	PS/2 Monitor ID 2	R	
6	PS/2 Monitor ID 1	R	
5	PS/2 Monitor ID 0	R	
4	Reserved		0
3	Reserved		0
2	Reserved		0
1	Reserved		0
0(LSB)	Reserved		0

This read-only configuration register returns a value corresponding to the PS/2 Monitor connected to Pins MOD[7:5]. The levels on these pins are sensed when RESET goes active, or whenever ER96[0] is toggled.

Bit	Description	Default	MD Pin
Bits 7:5	<b>Description</b> PS/2 Monitor ID 010: 8514 Monitor 101: 8503 Monitor 110: 8512/8513 Monitor 111: No Monitor	(none)	MOD[7:5]
Bits 4:0	Reserved. These bits are reserved, and the value returned is a '0'.		

**7.3.41 Bus Interface Unit Control Register: ERA0**

I/O Port Address: 3CF

Index: A0

Bit	Description	Access	Reset State
7(MSB)	Reserved		0
6	CPU Address Scramble Disable	R/W	0
5	Enable 16-bit I/O	R/W	0
4	Enable 16-bit Memory	R/W	0
3	MEMCS16* Mode Select	R/W	0
2	RAMDAC RAM Write Protect	R/W	0
1	Disable Sleep Mechanism	R/W	0
0(LSB)	Disable ROM BIOS	R/W	0

This register is used, in conjunction with other Extension Registers in the ERAX range, to configure the Bus Interface Unit (host interface).

Bit	Description
Bit 7	Reserved
Bit 6	<b>CPU Address Scramble Disable:</b> If this is set to a '1', SR3[3,1] address scrambling is disabled.
Bit 5	<b>Enable 16-bit I/O:</b> If this is set to a '1', 16-bit I/O response is enabled. If this bit is reset to a '0', all I/O operations will be executed in 8-bit Mode.
Bit 4	<b>Enable 16-bit Memory:</b> This bit is used with Bit 4 of ER9A to configure the modes in which the CL-GD6420 will respond to 16-bit memory accesses with MEMCS16*. See the following table for details:

**Table 7–12. MEMCS16 Modes**

ERA0[4]	ERA9[4]	Description
0	x	8-bit operation in all modes
1	0	16-bit operation in Odd/Even or Chain4 Modes 8-bit operation in Planar Mode
1	1	16-bit operation in all modes

7.3.41 Bus Interface Unit Control Register: ERA0 (cont.)

Bit	Description
Bit 3	<b>MEMCS16* Mode Select:</b> If this bit is set to a '1', the entire Memory Address Range A000:0 to BFFF:F and C000:0 to C7FF:F will be decoded as valid for 16-bit memory operations. If this bit is reset to a '0', only the sub-range required for the current Video Mode will be decoded as valid for 16-bit memory operations.
Bit 2	<b>RAMDAC RAM Write Protect:</b> If this bit is set to a '1', then the internal RAMDAC RAM is write protected. This bit should be set only in LCD Mode when it is preferred that the application program not to change the grayscale values.
Bit 1	<b>Disable Sleep Mechanism:</b> If this bit is set to a '1', the Sleep Mechanism is disabled (3C3 or 46E8). Accesses to the Sleep Mechanism Address will be ignored. If this bit is reset to a '0', the Sleep Mechanism is enabled and operates normally.
Bit 0	<b>Disable ROM BIOS:</b> If this bit is set to a '1', the ROM BIOS is disabled and accesses in the range C000:0 will be ignored. If this bit is reset to a '0', the ROM BIOS is enabled and operates normally. This bit must be reset to a '0'.

**7.3.42 Three-State and Test Control Register: ERA1**

I/O Port Address: 3CF

Index: A1

Bit	Description	Access	Reset State	Programmed
7(MSB)	Disable IOR	R/W	0	
6	Reserved		0	0
5	Reserved		0	0
4	Reserved		0	0
3	Three-State Control	R/W	0	
2	Reserved		0	0
1	Reserved		0	0
0(LSB)	Reserved		0	0

This register contains bits that are used for testing the Bus Interface Unit (host interface). This register should never be modified by an application program.

Bit	Description
Bit 7	<b>Disable IOR*</b> : When this bit is set to a '1', I/O reads are disable to the CL-GD6420. This feature is used primarily for testing and should not be programmed by any application.
Bits 6:4	Reserved: These bits should be programmed as shown above.
Bit 3	<b>Three-State Control on I/O Pins</b> : If this bit is set to a '1', all output and I/O pins are forced into the high-impedance state.
Bits 2:0	Reserved: These bits should be programmed as shown above.

**7.3.43 BIOS Page Selection Register: ERA2**

I/O Port Address: 3CF

Index: A2

Bit	Description	Access	Reset State
7(MSB)	Reserved		0
6	Reserved		0
5	Reserved		0
4	Reserved		0
3	Reserved		0
2	BIOS Page [2]	R/W	0
1	BIOS Page [1]	R/W	0
0(LSB)	BIOS Page [0]	R/W	0

This register contains bits that are used for BIOS pagination in the event that EPROMs are being used for the Video BIOS.

Bit	Description
Bits 7:3	Reserved
Bits 2:0	<b>BIOS Pagination Bits:</b> These bits are used as a method of extending the normal VGA address space occupied by the Video BIOS. The pagination method is indicated in the following table:

**Table 7-13. BIOS Pagination**

Bit 2	Bit 1	Bit 0	Description
0	0	0	Reserved
0	0	1	Reserved
0	1	0	Reserved
0	1	1	Page 0 (Address Range 25K bytes to 32K bytes)
1	0	0	Page 1 (Address Range 33K bytes to 40K bytes)
1	0	1	Page 2 (Address Range 41K bytes to 48K bytes)
1	1	0	Page 3 (Address Range 49K bytes to 56K bytes)
1	1	1	Page 4 (Address Range 57K bytes to 64K bytes)

**7.3.44 Wait State Controls Register: ERA6**

I/O Port Address: 3CF

Index: A6

Bit	Description	Access	Reset State	Programmed
7(MSB)	Bus Width Status	R	0	
6	BIOS Wait State Control	R/W	0	
5	Reserved		0	0
4	I/O Write Wait Control	R/W	0	
3	RAMDAC Wait Control	R/W	0	
2	OWS* for Memory Write	R/W	0	
1	I/O Read Wait Control	R/W	0	
0(LSB)	Display Memory Write Wait Control	R/W	0	

This register is used to control the insertion of wait states in various host accesses. This register should never be modified by an application program.

Bit	Description
Bit 7	<b>Bus Width Status:</b> This is a read-only bit. If a '1' is returned, the CL-GD6420 has detected at least one transition on SBHE*, indicating it is connected to a 16-bit interface.
Bit 6	<b>BIOS Wait State Control:</b> Setting this bit to a '1', allows for the BIOS to operate with zero wait states. In most cases, this bit will be a '0'.
Bit 5	Reserved: This bit should be programmed as shown above.
Bit 4	<b>I/O Write Wait Control:</b> If this bit is set to a '1', no wait states will be inserted for I/O writes. If this bit is reset to a '0', wait states corresponding to one additional SQ-CLK period will be inserted for I/O writes.
Bit 3	<b>RAMDAC Wait Control:</b> If this bit is set to a '1', no wait states will be inserted for I/O Read or Write accesses to the external RAMDAC. If this bit is reset to a '0', wait states corresponding to one additional SQCLK period will be inserted for I/O read or write accesses to the external RAMDAC.
Bit 2	<b>OWS* for Memory Write:</b> If this bit is set to a '1', OWS* will be asserted for Display Memory writes (that can be executed immediately). If this bit is reset to a '0', OWS* will not be asserted for any Display Memory writes.
Bit 1	<b>I/O Read Wait Control:</b> If this bit is set to a '1', no wait states will be inserted for I/O reads. If this bit is reset to a '0', wait states corresponding to one additional SQ-CLK period will be inserted for I/O reads.
Bit 0	<b>Display Memory Write Wait Control:</b> If this bit is set to a '1', no wait states will be inserted for Display Memory writes. If this bit is reset to a '0', wait states corresponding to one additional SQCLK period will be inserted for Display Memory writes.



**7.3.45 General Programmable I/O Port Control: ERA7**

I/O Port Address: 3CF

Index: A7

Bit	Description	Access	Reset State
7(MSB)	PWG Status	R/W	0
6	Reserved		0
5	Reserved		0
4	Reserved		0
3	Reserved		0
2	PO2 Control	R/W	0
1	PO1 Control	R/W	0
0(LSB)	Reserved		0

Bit	Description																				
Bit 7	<b>PWG Status:</b> This pin indicates the status of the Power-Good Pin (Pin 9). In a normal power-on state, this bit will be a '1'.																				
Bits 6:4	Reserved																				
Bits 2:1	<b>Programmable Output Pin Configuration:</b> These two bits are used to activate the programmable output pins as shown in the following table:																				
<b>Table 7–14. Programmable Output Pin Configurations</b>																					
<table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th>Bit 2</th> <th>Bit 1</th> <th>PO1 (Pin10)</th> <th>PO2 (Pin11)</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>Inactive</td> <td>Inactive</td> </tr> <tr> <td>0</td> <td>1</td> <td>Active</td> <td>Inactive</td> </tr> <tr> <td>1</td> <td>0</td> <td>Inactive</td> <td>Active</td> </tr> <tr> <td>1</td> <td>1</td> <td>Active</td> <td>Active</td> </tr> </tbody> </table>		Bit 2	Bit 1	PO1 (Pin10)	PO2 (Pin11)	0	0	Inactive	Inactive	0	1	Active	Inactive	1	0	Inactive	Active	1	1	Active	Active
Bit 2	Bit 1	PO1 (Pin10)	PO2 (Pin11)																		
0	0	Inactive	Inactive																		
0	1	Active	Inactive																		
1	0	Inactive	Active																		
1	1	Active	Active																		
Bit 0	Reserved																				

**7.3.46 Bus Interface Unit Cache Controls Register: ERA9**

I/O Port Address: 3CF

Index: A9

Bit	Description	Access	Reset State	Programmed
7(MSB)	Reserved		0	0
6	Internal BIUC Timing 1	R/W	0	
5	Internal BIUC Timing 0	R/W	0	
4	Reserved		0	0
3	Enable Compaction in Modes 2 and 3	R/W	0	
2	Reserved		0	0
1	Enable Read Cache	R/W	0	
0(LSB)	Reserved		0	0

This register controls options regarding the Bus Interface Unit (host interface). This register should never be modified by an application program.

Bit	Description
-----	-------------

Bit 7	Reserved: This bit should be programmed as shown above.
-------	---

Bits 6:5	<b>Internal BIUC Timings:</b> These two bits control the Internal BIU Timing delay, and must be programmed according to the period of the Sequencer Clock (SQCLK). The following table indicates the limits:
----------	--

**Table 7–15. Internal BIUC Timing**

Value	SQCLK Period	SQCLK Frequency
00	20-23 ns	49.09
01	23-25 ns	43.90
10	25-29 ns	35.90
11	–	–

Bit 4	Reserved: This bit should be programmed as shown above.
-------	---

Bit 3	<b>Enable Compaction in Modes 2 and 3:</b> If this bit is set to a '1', write-overwrite compaction is enabled for Write Modes 2 and 3. If this bit is reset to a '0', write-overwrite compaction is not enabled for Write Modes 2 and 3.
-------	--

**7.3.46 Bus Interface Cache Controls Register: ERA9 (cont.)**

Bit	Description
Bit 2	Reserved: This bit should be programmed as shown above.
Bit 1	<b>Enable Read Cache:</b> If this bit is set to a '1', the CPU Data Latches can be used as a source of data for CPU reads. If this bit is reset to a '0', the function is disabled and all CPU reads must be satisfied from the Display Memory.
Bit 0	Reserved: This bit should be programmed as shown above.

**7.3.47 Design Revision Register: ERAA**

I/O Port Address: 3CF

Index: AA

<b>Bit</b>	<b>Description</b>	<b>Access</b>	<b>Reset State</b>
7(MSB)	CL-GD6420 Revision 7	R	0
6	CL-GD6420 Revision 6	R	1
5	CL-GD6420 Revision 5	R	1
4	CL-GD6420 Revision 4	R	0
3	CL-GD6420 Revision 3	R	1
2	CL-GD6420 Revision 2	R	1
1	CL-GD6420 Revision 1	R	1
0(LSB)	CL-GD6420 Revision 0	R	1

This Read-only Register returns a unique value that is factory-programmed into the CL-GD6420.

<b>Bit</b>	<b>Description</b>
------------	--------------------

Bit 0	<b>Design Revision:</b> These eight bits identify the chip revision level.
-------	--

### 7.3.48 Mask Revision Register: ERAB

I/O Port Address: 3CF

Index: AB

Bit	Description	Access	Reset State
7(MSB)	CL-GD6420 Mask Revision 7	R	0
6	CL-GD6420 Mask Revision 6	R	1
5	CL-GD6420 Mask Revision 5	R	1
4	CL-GD6420 Mask Revision 4	R	0
3	CL-GD6420 Mask Revision 3	R	1
2	CL-GD6420 Mask Revision 2	R	1
1	CL-GD6420 Mask Revision 1	R	1
0(LSB)	CL-GD6420 Mask Revision 0	R	1

This Read-only Register returns a unique value that is factory-programmed into the CL-GD6420.

Bit	Description
Bit 0	<b>Mask Revision:</b> These eight bits identify the chip-mask-revision level.

---

---

**7.3.49 Scratch Registers 5-0: ERBA-BF**

I/O Port Address: 3CF

Index: BA-BF

Bit	Description	Access	Reset State
7(MSB)	Scratch Register 7	R/W	0
6	Scratch Register 6	R/W	0
5	Scratch Register 5	R/W	0
4	Scratch Register 4	R/W	0
3	Scratch Register 3	R/W	0
2	Scratch Register 2	R/W	0
1	Scratch Register 1	R/W	0
0(LSB)	Scratch Register 0	R/W	0

---

Bit	Description
-----	-------------

---

Bits 7:0	<b>Scratch Registers:</b> These six registers have no effect on the operation of the CL-GD6420. These registers are reserved for the exclusive use of the Cirrus Logic BIOS.
----------	--

---

### 7.3.50 Attribute and Graphics Control Register: ERC0

I/O Port Address: 3CF

Index: C0

Bit	Description	Access	Reset State	Programmed
7(MSB)	Reserved		0	0
6	Reserved		0	0
5	Reserved		0	0
4	Reserved		0	0
3	Background Color Enhancement	R/W	0	
2	Reserved		0	
1	Bypass Internal Palettes	R/W	0	
0(LSB)	Foreground Color Enhancement	R/W	0	

Bit	Description
Bits 7:4	Reserved: These bits should be programmed as shown above.
Bit 3	<p><b>Background Color Enhancement:</b> If this bit is set to a '1', then the contrast ratio for background and foreground colors is enhanced by the following formula:</p> <p>If Foreground Color = 0                      Background Color = 7                      else                      Background Color = 0</p> <p>If this bit is set to a '0', then normal background color applies.</p>
Bit 2	Reserved
Bit 1	<p><b>Bypass Internal Palettes:</b> If this bit is set to a '1', the Internal Palette (AR0-F) is bypassed. If this bit is reset to a '0', the internal palette is used.</p>
Bit 0	<p><b>Background Color Enhancement:</b> If this bit is set to '1', the intensity bit of the foreground color will be XOR, except when the foreground color = 0 or 8. If this bit is set to a '0', normal foreground color applies.</p>

**7.3.51 Cursor Attributes Register: ERC1**

I/O Port Address: 3CF

Index: C1

Bit	Description	Access	Reset State	Programmed
7(MSB)	Reserved		0	0
6	Reserved		0	0
5	Force Cursor Color	R/W	0	
4	Invert Border Color	R/W	0	
3	Cursor Mode	R/W	0	
2	Cursor Blink Rate 1	R/W	0	
1	Cursor Blink Rate 0	R/W	0	
0(LSB)	Cursor Blink Disable	R/W	0	

This register controls the cursor in CL-GD6420.

Bit	Description
-----	-------------

Bits 7:6	Reserved: These bits should be programmed as shown above.
----------	---

Bit 5	<b>Force Cursor Color:</b> If this bit is set to a '1', cursor color is forced to black and white in LCD mode. If set to '0', the cursor color is normal.
-------	---

Bit 4	<b>Invert Border Color:</b> If this bit is set to a '1', the bits of the border color (see AR11) are inverted. If this bit is reset to a '0', the bits of the border color are not inverted.
-------	--

Bit 3	<b>Cursor Mode:</b> If this bit is set to a '1', the cursor is displayed by inverting the screen 'behind' the cursor. If this bit is reset to a '0', the cursor is displayed by replacing the screen 'behind' the cursor.
-------	---

Bits 2:1	<b>Cursor Blink Rate:</b> This 2-bit field controls the cursor blinking rate if enabled by Bit 0. The following table shows the blink rates:
----------	--

**Table 7-16. Blink Rates**

Value	Blink Rate	Note
00	Vertical Scan Rate/16	Normal
01	Vertical Scan Rate/32	Slow
10	Vertical Scan Rate/8	Fast
11	Vertical Scan Rate/4	Frantic

Bit 0	<b>Cursor Blink Disable:</b> If this bit is set to a '0', cursor blinking is enabled at the rate specified in Bits 2:1. If this bit is reset to a '1', cursor blinking is disabled and Bits 2:1 are ignored.
-------	--



**7.3.52 Graphics Controller Memory Latches 0-3 Register: ERC2-C5**

I/O Port Address: 3CF

Index: C2-C5

<b>Bit</b>	<b>Description</b>	<b>Access</b>	<b>Reset State</b>
7(MSB)	Reserved	R/W	0
6	Reserved	R/W	0
5	Reserved	R/W	0
4	Reserved	R/W	0
3	Reserved	R/W	0
2	Reserved	R/W	0
1	Reserved	R/W	0
0(LSB)	Reserved	R/W	0

---

<b>Bit</b>	<b>Description</b>
Bits 7:0	Reserved

---

---

**7.3.53 RAMDAC Controls Register: ERC8**

I/O Port Address: 3CF

Index: C8

Bit	Description	Access	Reset State	Programmed
7(MSB)	Reserved		0	0
6	Reserved		0	0
5	Blank to RAMDAC	R/W	0	
4	Reserved	R/W	0	0
3	Reserved	R/W	0	0
2	Reserved	R/W	0	0
1	Ext. 16-Color Modes	R/W	0	
0(LSB)	Reserved		0	0

This register is used to control the integrated RAMDAC. This register should never be modified by an application program.

Bit	Description
Bits 7:6	Reserved: These bits should be programmed as shown above.
Bit 5	<b>Blank to RAMDAC:</b> If this bit is set to a '1', the internal RAMDAC is forced to the current levels corresponding to BLANK. This must be done if an external RAMDAC is used. If this bit is reset to a '0', the internal RAMDAC operates normally.
Bits 4:3	Reserved: These bits should be programmed as shown above.
Bit 2	Reserved This bit should be programmed as shown above.
Bit 1	<b>Extended 16-Color (Packed-Pixel) Modes:</b> This bit should be set to a '1' for any 16-color Packed-pixel Mode.
Bit 0	Reserved: This bit should be programmed as shown above.

### 7.3.54 Graphics and Attribute Test Register: ERC9

I/O Port Address: 3CF

Index: C9

Bit	Description	Access	Reset State	Programmed
7(MSB)	Reserved	R/W	0	0
6	Reserved	R/W	0	0
5	Reserved	R/W	0	0
4	Three-State P, VDCLK	R/W	0	
3	9-Dot Font Enable	R/W	0	
2	Reserved	R/W	0	0
1	Reserved	R/W	0	0
0(LSB)	Reserved	R/W	0	0

Bit	Description
Bits 7:5	Reserved: These bits must be programmed as shown above.
Bit 4	<b>Three-State P, VDCLK:</b> If this bit is set to a '1', then P[7:0], FPDCLK, and VDCLK are forced into high impedance. If this bit is reset to a '0', then P[7:0], FPDCLK, and VDCLK operate normally.
Bit 3	<b>9-Dot Font Enable:</b> If this bit is set to a '1', the ninth bit of the font is fetched from Bit Plane 3, Bit 7 — M3D[7] — rather than being a replication of the eighth bit.
Bits 2:0	Reserved: These bits should be programmed as shown above.

**7.3.55 Flat Panel Column Offset Register: ERD0**

I/O Port Address: 3CF

Index: D0

Bit	Description	Access	Reset State
7(MSB)	Flat Panel Column Offset Bit [7]	R/W	0
6	Flat Panel Column Offset Bit [6]	R/W	0
5	Flat Panel Column Offset Bit [5]	R/W	0
4	Flat Panel Column Offset Bit [4]	R/W	0
3	Flat Panel Column Offset Bit [3]	R/W	0
2	Flat Panel Column Offset Bit [2]	R/W	0
1	Flat Panel Column Offset Bit [1]	R/W	0
0(LSB)	Flat Panel Column Offset Bit [0]	R/W	0

This register serves as a panning offset function on the flat panel display. The normal displayed image will be affected according to the values programmed into this register. These are the eight least-significant bits of a 9-bit value. The most significant bit is in Bit 0 of ERD4h. The value is used to indicate when the data begins to be displayed on the flat panel and is represented in nibbles.

Bit	Description
-----	-------------

Bits 7:0	<b>Flat Panel Column Offset:</b> These are the eight least-significant bits of a 9-bit value. The most-significant bit is in Bit 0 of ERE4h. The value is used to indicate when the data begins to be displayed on the flat panel.
----------	--

If the value = 0Ah :

The normal display image will be displayed at the left-most column of flat panel.

If the value > 0Ah :

The normal display image will be displaced to the left by the difference between the values and 0Ah.

If the value < 0Ah :

The normal display image will be displaced to the right by the difference between the values and 0Ah.

---

**7.3.56 Flat Panel Horizontal Size Register: ERD1**

I/O Port Address: 3CF

Index: D1

Bit	Description	Access	Reset State
7(MSB)	Flat Panel Horizontal Size Bit [7]	R/W	0
6	Flat Panel Horizontal Size Bit [6]	R/W	0
5	Flat Panel Horizontal Size Bit [5]	R/W	0
4	Flat Panel Horizontal Size Bit [4]	R/W	0
3	Flat Panel Horizontal Size Bit [3]	R/W	0
2	Flat Panel Horizontal Size Bit [2]	R/W	0
1	Flat Panel Horizontal Size Bit [1]	R/W	0
0(LSB)	Flat Panel Horizontal Size Bit [0]	R/W	0

This register contains the eight least-significant bits of a 9-bit value for the number of horizontal displayable nibbles on the panel. The most-significant bit (Bit-8), is located in Bit 1 of the LCD Overflow Register (ERD4).

Bit	Description
Bits 7:0	<p><b>Flat Panel Horizontal Size:</b> The value determines the horizontal width of the panel in nibble units.</p> <p>For 640-column panels, this register should be programmed to <math>640/4 - 1 = 159</math> decimal (9Fh).</p>

**7.3.57 Flat Panel Row Offset Register: ERD2**

I/O Port Address: 3CF

Index: D2

Bit	Description	Access	Reset State
7(MSB)	Flat Panel Row Offset Bit [7]	R/W	0
6	Flat Panel Row Offset Bit [6]	R/W	0
5	Flat Panel Row Offset Bit [5]	R/W	0
4	Flat Panel Row Offset Bit [4]	R/W	0
3	Flat Panel Row Offset Bit [3]	R/W	0
2	Flat Panel Row Offset Bit [2]	R/W	0
1	Flat Panel Row Offset Bit [1]	R/W	0
0(LSB)	Flat Panel Row Offset Bit [0]	R/W	0

This register provides vertical centering for the display image. This register is active only if auto-center is disabled.

Bit	Description
-----	-------------

Bits 7:0	<b>Flat Panel Row Offset:</b> These bits are eight least-significant bits of a 10-bit value. The most-significant bits are located at ERD4[3:2]. The 10-bit value determines the row location of the display image, calculated from the top of the flat panel.
----------	--

**7.3.58 Flat Panel Vertical Size Register: ERD3**

I/O Port Address: 3CF

Index: D3

Bit	Description	Access	Reset State
7(MSB)	Flat Panel Vertical Size Bit [7]	R/W	0
6	Flat Panel Vertical Size Bit [6]	R/W	0
5	Flat Panel Vertical Size Bit [5]	R/W	0
4	Flat Panel Vertical Size Bit [4]	R/W	0
3	Flat Panel Vertical Size Bit [3]	R/W	0
2	Flat Panel Vertical Size Bit [2]	R/W	0
1	Flat Panel Vertical Size Bit [1]	R/W	0
0(LSB)	Flat Panel Vertical Size Bit [0]	R/W	0

This register provides the number of vertical lines for the display image.

Bit	Description
Bits 7:0	<b>Flat Panel Vertical Size:</b> These bits are eight least-significant bits of a 10-bit value. The most-significant bits are located at ERD4[6:4]. If using a single-scan panel, the 10-bit value determines the number of rows minus 1; or if using a dual-scan panel, the 10-bit value determines the number of half-panel rows divided by 2, minus 1.

**7.3.59 Flat Panel Overflow Register: ERD4**

I/O Port Address: 3CF

Index: D4

Bit	Description	Access	Reset State
7(MSB)	Reserved		
6	Flat Panel Vertical Size Overflow Bit [10]	R/W	0
5	Flat Panel Vertical Size Overflow Bit [9]	R/W	0
4	Flat Panel Vertical Size Overflow Bit [8]	R/W	0
3	Flat Panel Row Offset Overflow Bit [9]	R/W	0
2	Flat Panel Row Offset Overflow Bit [8]	R/W	0
1	Flat Panel Horizontal Size Overflow Bit [8]	R/W	0
0(LSB)	Flat Panel Column Offset Overflow Bit [8]	R/W	0

This register provides overflow bits for other registers.

Bit	Description
Bit 7	Reserved
Bits 6:4	<b>Flat Panel Vertical Size Overflow:</b> Bits 10:8. Refer to ERD3.
Bits 3:2	<b>Flat Panel Row Offset Overflow:</b> Bits 9:8. Refer to ERD2.
Bit 1	<b>Flat Panel Horizontal Size Overflow:</b> Bit 8. Refer to ERD1.
Bit 0	<b>Flat Panel Column Offset Overflow:</b> Bit 8. Refer to ERD0.



### 7.3.60 Flat Panel Attribute Control Register: ERD5

I/O Port Address: 3CF

Index: D5

Bit	Description	Access	Reset State
7(MSB)	Enable AutoMap	R/W	0
6	Enable Reverse Video in Text Mode	R/W	0
5	Enable Reverse Video in Graphics Mode	R/W	0
4	Extra Line Clock Enable	R/W	0
3	Attribute Emulation Enable	R/W	0
2	Standby Mode Status	R	0
1	9-Dot Text Compression Control Bit 1	R/W	0
0(LSB)	9-Dot Text Compression Control Bit 0	R/W	0

Bit	Description
Bit 7	<b>Enable AutoMap:</b> When this bit is set to a '1', the internal grayscale palette is enabled. This palette stores sum-to-gray data mapped from the RAMDAC, allowing 256-color graphics to be automatically mapped to 64 grayscales. When this bit is set to a '0', the internal LCD palette is bypassed.
Bit 6	<b>Enable Reverse Video in Text Mode:</b> Setting this bit to a '1' enables reverse video in Text Mode for flat panels only.
Bit 5	<b>Enable Reverse Video in Graphics Mode:</b> Setting this bit to a '1' enables reverse video in Graphics Mode for flat panels only.
Bit 4	<b>Extra Line Clock Enable (FPLCLK):</b> If this bit is set to a '1', an extra line-clock pulse is generated on the lower half of dual-scan flat panels. This feature is provided for those flat panels that have the first row-driver of the lower panel disconnected. If this bit is set to a '0', no extra line-clock pulse is generated.
Bit 3	<b>Attribute Emulation Enable:</b> If this bit is set to a '1', attribute emulation is enabled (a function used only in text modes), which optimizes the contrast of the displayed text by taking background and foreground colors into consideration. If this bit is set to a '0', then colors are freely mapped into shades of gray under control of the attribute controller palette registers and the LCD palette RAM.
Bit 2	<b>Standby Mode Status:</b> This is a read-only bit, indicating that the CL-GD6420 is in Standby Mode.

**7.3.60 Attribute Flat Panel Control Register: ERD5 (cont.)**

Bit	Description
-----	-------------

Bits 1:0	<p><b>9-Dot Text Compression Control:</b> These bits control the compression methods used to allow a 720-pixel display image to fit into a 640-pixel display. In SimulSCAN, these bits allow for the simultaneous display of 9-dot text on the CRT and 8-dot text on an LCD. These bits are defined as follows:</p>
----------	---

**Table 7-17. 9-Dot Text Compression Control**

ERD5[1]	ERD5[0]	Meaning
0	X	Display 640 pixels out of 720-pixel image to be panned with the Column Offset Register (ERD0h). Only a partial image will be displayed.
1	0	Skip every ninth pixel. The whole 720-pixel image will be compressed into a 640-pixel display.
1	1	Logical-OR the eighth pixel and the ninth pixel and place the result back into the eighth pixel.

### 7.3.61 Flat Panel Gray Scale Offset Register: ERD6

I/O Port Address: 3CF

Index: D6

Bit	Description	Access	Reset State
7(MSB)	Enable Vertical Stippling	R/W	0
6	Enable Horizontal Stippling	R/W	0
5	Enable Intermodulation	R/W	0
4	Enable 8-bit Plasma Interface	R/W	0
3	Reserved		0
2	Power Sequencing Time Control	R/W	0
1	Power Sequencing Control	R/W	0
0(LSB)	Grayscale Offset value	R/W	0

Bit	Description
Bit 7	<b>Enable Vertical Stippling:</b> When this bit is set to a '1', vertical stippling is enabled, increasing the effective number of shades of gray applied to the flat panel.
Bit 6	<b>Enable Horizontal Stippling:</b> When this bit is set to a '1', horizontal stippling is enabled, increasing the effective number of shades of gray applied to the flat panel.
Bit 5	<b>Enable Intermodulation for 512-Color Flat Panels:</b> When this bit is set to '1', intermodulation is applied to 512-color TFT flat panels, providing a color palette of approximately 185,000 colors.
Bit 4	<b>Enable 8-bit Interface for Plasma Flat Panels:</b> This bit is used for plasma flat panels that require an 8-bit interface instead of a 4-bit interface. The default is '0' for a 4-bit data interface. When this bit is set to '1', the data interface for a plasma flat panel is defined to be 8-bits-wide.
Bit 3	Reserved
Bit 2	<b>Power Sequencing Time Control:</b> This bit, which is a flat-panel-dependant parameter, controls the length of the time interval between two power sequencing steps. If this bit is set to a '1', 128-136 milliseconds is selected. If this bit is set to a '0', 32-40 milliseconds is selected.

**7.3.61 Flat Panel Gray Scale Offset Register: ERD6 (cont.)**

<b>Bit</b>	<b>Description</b>
Bit 1	<b>Power Sequencing Control:</b> This bit can be used by the BIOS or a utility program to control when the flat-panel power-sequencing on or off sequence starts. It is typically set by the BIOS after POST or at any time there is a power UP/DOWN sequence. Setting this bit allows the power-sequencing state machine to proceed; otherwise, the flat panel will not be powered on. This bit will initiate the power-sequencing timer if 'power-good' input (PWG) is a '1'.
Bit 0	<b>Grayscale Offset Value:</b> This bit is normally set to a '0', selecting a value of 13. Optionally, this bit could be programmed to a '1', selecting a value of 4, to reduce flicker on some flat panels.

**7.3.62 Retrace Line Clock Control Register: ERD7**

I/O Port Address: 3CF

Index: D7

Bit	Description	Access	Reset State
7(MSB)	Reserved		0
6	Reserved		0
5	Reserved		0
4	Retrace Line Clocks [4]	R/W	0
3	Retrace Line Clocks [3]	R/W	0
2	Retrace Line Clocks [2]	R/W	0
1	Retrace Line Clocks [1]	R/W	0
0(LSB)	Retrace Line Clocks [0]	R/W	0

Bit	Description
Bits 7:5	Reserved
Bits 4:0	<b>Retrace Line Clocks:</b> These bits define a number (from 1 to 32) of extra Line Clocks (LLCLKs) that are required during vertical retrace (actually between flat-panel frames). These extra Line Clocks are generated at an accelerated rate compared to normal Line Clocks and use a different pulse width.

**7.3.63 Flat Panel Frame Color Register: ERD8**

I/O Port Address: 3CF

Index: D8

Bit	Description	Access	Reset State
7(MSB)	Reserved		0
6	Enable EPSON FPLCLK	R/W	0
5	Reserved		0
4	Enable Frame Color	R/W	0
3	Frame Color Bit [3]	R/W	0
2	Frame Color Bit [2]	R/W	0
1	Frame Color Bit [1]	R/W	0
0(LSB)	Frame Color Bit [0]	R/W	0

Bit	Description
Bit 7	Reserved
Bit 6	<b>Extra Line Clock Enable (FPLCLK):</b> This bit is used for flat panels that require two extra line clock pulses to be generated on the lower half of the dual-scan panel. ERD5[4] provides the first of the two extra FPLCLKs. This bit (Bit 6) provides the second FPLCLK. If this bit is set to a '1', an extra line-clock pulse is generated on the lower half of dual-scan flat panels. This feature is provided for those flat panels that have the first row-driver of the lower panel disconnected. If this bit is set to a '0', no extra line-clock pulse is generated.
Bit 5	Reserved
Bit 4	<b>Enable Frame Color:</b> Setting this bit to a '1' enables setting the frame color.
Bits 3:0	<b>Frame Color Bits:</b> This register provides control of the color for the non-displayed portion of the flat panel. This register will track the reverse video in text and graphics modes.

**7.3.64 Flat Panel AC Modulation Register: ERD9**

I/O Port Address: 3CF

Index: D9

Bit	Description	Access	Reset State
7(MSB)	AC Modulation [7]	R/W	0
6	AC Modulation [6]	R/W	0
5	AC Modulation [5]	R/W	0
4	AC Modulation [4]	R/W	0
3	AC Modulation [3]	R/W	0
2	AC Modulation [2]	R/W	0
1	AC Modulation [1]	R/W	0
0(LSB)	AC Modulation [0]	R/W	0

This register specifies the value applied for AC Modulation.

Bit	Description
Bits 7:0	<b>Flat Panel AC Modulation:</b> These eight bits determine the half period of the square wave applied to the MOD output pin, measured in line clocks. Normally this value is one that does not divide evenly into the panel size.

**7.3.65 Flat Panel Display Control Register: ERDA**

I/O Port Address: 3CF

Index: DA

Bit	Description	Access	Reset State
7(MSB)	RGB Weight Control [2]	R/W	0
6	RGB Weight Control [1]	R/W	0
5	RGB Weight Control [0]	R/W	0
4	Flat Panel Size Select [1]	R/W	0
3	Flat Panel Size Select [0]	R/W	0
2	Vertical Alignment Control [1]	R/W	0
1	Vertical Alignment Control [0]	R/W	0
0(LSB)	Force 32 Grayshades	R/W	0

This register provides miscellaneous control functions.

---

**Bit Description**

 Bits 7:5 **RGB Weight Control:** Programming these three bits provides for the following control over the RGB color weighting (the shaded area is the default):

**Table 7–18. RGB Weight Control**

Bit 7	Bit 6	Bit 5	R	G	B
0	0	0	11%	30%	59%
0	0	1	30%	11%	59%
0	1	0	11%	59%	30%
0	1	1	30%	59%	11%
1	0	0	59%	11%	30%
1	0	1	59%	30%	11%
110 through 111			Reserved		

---



7.3.65 Display Control Register: ERDA (cont.)

Bit	Description
Bits 4:3	<b>Flat Panel Size Select:</b> These bits select the default panel size.

**Table 7–19. Flat Panel Size Select**

Bit 4	Bit 3	Meaning
0	0	640 x 480
0	1	640 x 400
10 through 11		Reserved

Bits 2:1	<b>Vertical Alignment Control:</b> These two bit control vertical alignment according to the following table:
----------	---

**Table 7–20. Vertical Alignment Control**

Bit 2	Bit 1	Meaning
0	0	Top Alignment
0	1	Bottom Alignment
1	X	Center Alignment

Bit 0	<b>Force 32 Grayshades:</b> If this bit is set to '1', the number of shades of gray is limited to 32. This bit may be set to enhance contrast in 16-color text modes so that the text colors are selected from 32 possible combinations instead of the default of 64 combinations.
-------	--

**7.3.66 Standby Timer Control Register: ERDB**

I/O Port Address: 3CF

Index: DB

Bit	Description	Access	Reset State
7(MSB)	Standby Timer Mode Selection [1]	R/W	0
6	Standby Timer Mode Selection [0]	R/W	0
5	Standby Timer Interval [5]	R/W	0
4	Standby Timer Interval [4]	R/W	0
3	Standby Timer Interval [3]	R/W	0
2	Standby Timer Interval [2]	R/W	0
1	Standby Timer Interval [1]	R/W	0
0(LSB)	Standby Timer Interval [0]	R/W	0

---

**Bit Description**

Bits 7:6 **Standby Timer Mode Selection:** When activated, these bits control the CL-GD6420 internal Standby Timer as follows:

**Table 7–21. Standby Timer Mode Selection**

Bit 7	Bit 6	Meaning
0	0	Disable Standby Timer.
0	1	The timer will run and time-outs will be reset by the Screen Save Clock Pin (SSCLK) (Pin 80).
1	0	Reset timer on Video Memory CPU requests (Read or Write).
1	1	Reserved.

---

Bits 5:0 **Standby Timer Interval:** This register specifies the time interval for the Standby Timer in units of one minute. The range is from 0 to 63 minutes.

---

**7.3.67 Flat Panel Color Configuration Register: ERDC**

I/O Port Address: 3CF

Index: DC

Bit	Description	Access	Reset State
7(MSB)	Reserved		0
6	Reserved		0
5	Reserved		0
4	Reserved		0
3	Reserved		0
2	Reserved		0
1	MOD/FPHDE/P8 Pin Control	R/W	0
0(LSB)	9-Bit Color Panel Select	R/W	0



Bit	Description
Bits 7:2	Reserved
Bit 1	<b>MOD/FPHDE/P8 Pin Function Control:</b> This bit, along with Bit 0, selects the function of the MOD/FPHDE/P8 Pin (Pin 100).
Bit 0	<b>9-Bit Color Panel Select:</b> When a color TFT 9-bit flat panel is used, this bit must be set to a '1'. This bit overrides Bit 1.

**Table 7–22. MOD/FPHDE/P8 Select**

Bit 1	Bit 0	Meaning
0	0	MOD
0	1	FPHDE
1	X	9-Bit Color Flat Panel


## 8. SAMPLE PACKAGE

### 8.1 160-Pin Quad Flat Pack (QFP, EIAJ)






## 9. TYPICAL APPLICATION



346420-4

## 10. ORDERING INFORMATION

### 10.1 Cirrus Logic Numbering Guide



† Contact Cirrus Logic, Inc. for up-to-date revision information.



**Notes**

**Notes**





**Notes**

## Direct Sales Offices

### *Domestic*

#### **N. CALIFORNIA**

Fremont  
TEL: 510/623-8300  
FAX: 510/252-6020

#### **S. CALIFORNIA**

Westlake Village  
TEL: 805/371-5860  
FAX: 805/371-5861

#### **NORTHWESTERN AREA**

Portland, OR  
TEL: 503/620-5547  
FAX: 503/620-5665

#### **SOUTH CENTRAL AREA**

Austin, TX  
TEL: 512/255-0080  
FAX: 512/255-0733

Irving, TX  
TEL: 972/252-6698  
FAX: 972/252-5681

Houston, TX  
TEL: 281/257-2525  
FAX: 281/257-2555

#### **NORTHEASTERN AREA**

Andover, MA  
TEL: 978/794-9992  
FAX: 978/794-9998

#### **SOUTHEASTERN AREA**

Raleigh, NC  
TEL: 919/859-5210  
FAX: 919/859-5334

Boca Raton, FL  
TEL: 561/241-2364  
FAX: 561/241-7990

### *International*

#### **CHINA**

Beijing  
TEL: 86/10-6428-0783  
FAX: 86/10-6428-0786

#### **FRANCE**

Paris  
TEL: 33/1-48-12-2812  
FAX: 33/1-48-12-2810

#### **GERMANY**

Herrsching  
TEL: 49/81-52-92460  
FAX: 49/81-52-924699

#### **HONG KONG**

Tsimshatsui  
TEL: 852/2376-0801  
FAX: 852/2375-1202

#### **ITALY**

Milan  
TEL: 39/2-3360-5458  
FAX: 39/2-3360-5426

#### **JAPAN**

Tokyo  
TEL: 81/3-3340-9111  
FAX: 81/3-3340-9120

#### **KOREA**

Seoul  
TEL: 82/2-565-8561  
FAX: 82/2-565-8565

#### **SINGAPORE**

TEL: 65/743-4111  
FAX: 65/742-4111

#### **TAIWAN**

Taipei  
TEL: 886/2-718-4533  
FAX: 886/2-718-4526

#### **UNITED KINGDOM**

London, England  
TEL: 44/1727-872424  
FAX: 44/1727-875919

---

## High-Value 'Systems in Silicon'

Headquartered in Fremont, California, Cirrus Logic is a leading manufacturer of advanced integrated circuits for the personal computer, consumer, and industrial markets. The Company's software-rich 'systems in silicon' add high value to major brands worldwide in applications that span multimedia (graphics, audio, video), communications (enterprise networking and remote data access), and mass storage (magnetic and optical moving media).

With a focus on innovative microperipheral chip solutions, Cirrus Logic is committed to technology leadership in the Interactive Age.

Cirrus Logic's manufacturing strategy ensures maximum product quality and availability, as well as access to world-class processing technologies through joint ventures with IBM® and Lucent Technologies®.

Contact one of our systems and applications specialists to see how your company can benefit from the high value that Cirrus Logic adds to its customers' products.

Copyright © 1993 Cirrus Logic, Inc. All rights reserved.

---

*Preliminary* product information describes products that are in production, but for which full characterization data is not yet available. Cirrus Logic, Inc. has made best efforts to ensure that the information contained in this document is accurate and reliable. However, the information is subject to change without notice. No responsibility is assumed by Cirrus Logic, Inc. for the use of this information, nor for infringements of patents or other rights of third parties. This document implies no license under patents, copyrights, or trade secrets. Cirrus Logic, AccuPak, Alpine, Clear3D, Crystal, CrystalClear, CrystalWare, DirectVPM, DIVA, FastEn, FastPath, FasText, FeatureChips, FilterJet, Get into it, Good Data, IntelliFilter, Laguna, Laguna3D, Matterhorn, MediaDAC, Mojave, MotionVideo, MVA, SimulSCAN, S/LA, SmartAnalog, SMASH, SofTarget, SoundFusion, Stargate, Systems in Silicon, TextureJet, True-D, TVTap, UXART, VisualMedia, VPM, V-Port, V-Port Manager, Voyager, WavePort, and WebSet are trademarks of Cirrus Logic, Inc., which may be registered in some jurisdictions. Other trademarks in this document belong to their respective companies. CRUS and Cirrus Logic International, Ltd. are trade names of Cirrus Logic, Inc.