

8-bit 40MSPS YC 2-channel D/A Converter

Description


The CXD1177Q is an 8-bit high-speed D/A converter for video band use. It has an input/output equivalent to 2 channels of Y and C. It is suitable for use of digital TV, graphic display, and others.

Features

- Resolution 8-bit
- Maximum conversion speed 40MSPS
- YC 2-channel input/output
- Differential linearity error  $\pm 0.3\text{LSB}$
- Low power consumption 160mW (200 $\Omega$  load at 2Vp-p output)
- Single 5V power supply
- Low glitch noise

Recommended Operating Conditions

• Supply voltage	AVDD, AVSS	4.75 to 5.25	V
	DVDD, DVSS	4.75 to 5.25	V
• Reference input voltage	VREF	2.0	V
• Clock pulse width	Tpw1	12.5 (Min.)	ns
	Tpw0	12.5 (Min.)	ns
• Operating temperature	Topr	-20 to +75	°C




Structure

Silicon gate CMOS IC

Absolute Maximum Ratings (Ta = 25°C)


• Supply voltage	VDD	7	V
• Input voltage	VIN	VDD to VSS	V
• Output current (Every each channel)	IOUT	0 to 15	mA
• Storage temperature	Tstg	-55 to +150	°C

Block Diagram



Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

Pin Configuration



Pin Description and I/O Pins Equivalent Circuit

Pin No.	Symbol	Equivalent circuit	Description
1 to 8	Y0 to Y7		Digital input
9 to 16	C0 to C7		
17	BLK		Blanking pin. No signal at "H" (Output 0V). Output condition at "L".
22	VB		Connect a capacitor of about 0.1μF.

Pin No.	Symbol	Equivalent circuit	Description
19	YCK		<p>Clock pin. Moreover all input pins are TTL-CMOS compatible.</p>
20	CCK		
21	DVss		Digital GND
23	AVss		Analog GND
18	$\overline{\text{CE}}$		<p>Chip enable pin. No signal (Output 0V) at "H" and minimizes power consumption.</p>
24	IREF		<p>Connect a resistance 16 times "16R" that of output resistance value "R".</p>
25	VREF		<p>Set full scale output value.</p>
30	VG		<p>Connect a capacitor of about 0.1<math>\mu</math>F.</p>
31	AVDD		Analog VDD

Pin No.	Symbol	Equivalent circuit	Description	
27	CO		Current output pin. Voltage output can be obtained by connecting a resistance.	
29	YO			
26	$\overline{\text{CO}}$			Inverted current output pin. Normally dropped to analog GND.
28	$\overline{\text{YO}}$			
32	DVDD		Digital V <sub>DD</sub>	

**Electrical Characteristics**


(f<sub>CLK</sub> = 40MHz, V<sub>DD</sub> = 5V, R<sub>OUT</sub> = 200Ω, V<sub>REF</sub> = 2.0V, T<sub>a</sub> = 25°C)

Item	Symbol	Measurement conditions	Min.	Typ.	Max.	Unit
Resolution	n			8		bit
Maximum conversion speed	f <sub>MAX</sub>				40	MSPS
Minimum conversion speed	f <sub>MIN</sub>		0.5			MHz
Linearity error	E <sub>L</sub>		-2.5		2.5	LSB
Differential linearity error	E <sub>D</sub>		-0.3		0.3	LSB
Full-scale output voltage	V <sub>FS</sub>		1.9	2.0	2.2	V
Full-scale output ratio *1	F <sub>SR</sub>		0	1.5	3	%
Full-scale output current	I <sub>FS</sub>			10	15	mA
Offset output voltage	V <sub>OS</sub>				1	mV
Power supply current	I <sub>DD</sub>	14.3MHz at COLOR BAR DATA input			32	mA
Digital input current	High level	I <sub>IH</sub>			5	μA
	Low level	I <sub>IL</sub>	-5			μA
Setup time	t <sub>s</sub>		5			ns
Hold time	t <sub>h</sub>		10			ns
Propagation delay time	t <sub>PD</sub>			10		ns
Glitch energy	GE	Rout = 75Ω		30		pV-s
Crosstalk	CT	1MHz Sin WAVE output		57		dB

$$*1 \text{ Full-scale output ratio} = \left| \frac{\text{Full-scale voltage of channel}}{\text{Average of the full-scale voltage of the channels}} - 1 \right| \times 100 (\%)$$

Description of Operation


Timing Chart



I/O Chart (When full scale output voltage at 2.00V)


Input code		Output voltage
MSB	LSB	
1	1 1 1 1 1 1 1	2.0V
	⋮	
1	0 0 0 0 0 0 0	1.0V
	⋮	
0	0 0 0 0 0 0 0	0V

Application Circuit




Application circuits shown are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits or for any infringement of third party patent and other right due to same.


**Maximum Conversion Velocity Test Circuit**




**Setup Hold Time  
Glitch Energy Test Circuit**




**Crosstalk Test Circuit**



DC Characteristics Test Circuit



Propagation Delay Time Test Circuit



## Notes on Operation

- How to select the output resistance

The CXD1177Q is a D/A converter of the current output type. To obtain the output voltage connect the resistance to IO pin (Y0, C0). For specifications we have;

Output full scale voltage  $V_{FS} = \text{less than } 2.0 \text{ [V]}$

Output full scale current  $I_{FS} = \text{less than } 15 \text{ [mA]}$

Calculate the output resistance value from the relation of  $V_{FS} = I_{FS} \times R$ . Also, 16 times resistance of the output resistance is connected to reference current pin  $I_{REF}$ . In some cases, however, this turns out to be a value that does not actually exist. In such a case a value close to it can be used as a substitute. Here please note that  $V_{FS}$  becomes  $V_{FS} = V_{REF} \times 16R/R'$ . R is the resistance connected to IO while R' is connected to  $I_{REF}$ . Increasing the resistance value can curb power consumption. On the other hand glitch energy and data settling time will inversely increase. Set the most suitable value according to the desired application.

- Phase relation between data and clock

To obtain the expected performance as a D/A converter, it is necessary to set properly the phase relation between data and clock applied from the exterior. Be sure to satisfy the provisions of the setup time ( $t_s$ ) and hold time ( $t_H$ ) as stipulated in the Electrical Characteristics.


- $V_{DD}$ ,  $V_{SS}$

To reduce noise effects separate analog and digital systems in the device periphery. For  $V_{DD}$  pins, both digital and analog, bypass respective GNDs by using a ceramic capacitor of about  $0.1\mu\text{F}$ , as close as possible to the pin.




Example of Representative Characteristics


Output full scale voltage vs. Reference voltage




Glitch energy vs. Output resistance



Output full scale voltage vs. Ambient temperature




Crosstalk vs. Output frequency



Package Outline Unit: mm

32PIN QFP (PLASTIC)



SONY CODE	QFP-32P-L01
EIAJ CODE	*QFP032-P-0707-A
JEDEC CODE	_____

PACKAGE MATERIAL	EPOXY RESIN
LEAD TREATMENT	SOLDER PLATING
LEAD MATERIAL	42 ALLOY
PACKAGE WEIGHT	0.2g