


## Power Amplifier for PHS

### Description

The CXG1020AN is a power amplifier MMIC for PHS. This IC is designed using the Sony's GaAs J-FET process and operates at a single 3 V power supply.

### Features

- Single positive power supply operation  $V_{DD}=3.2\text{ V}$
- Low current consumption 140 mA
- Gain 29 dB Typ.
- Distortion -58 dBc Typ.  
(for  $P_{OUT}=21\text{ dB}$ )
- Small mold package 8-pin SSOP



### Structure

GaAs J-FET MMIC

### Applications

Power amplifiers for PHS

### Electrical Characteristics


$V_{DD}=3.2\text{ V}$ ,  $f=1.90\text{ GHz}$ ,  $P_{OUT}=21\text{ dBm}$

( $T_a=25\text{ }^\circ\text{C}$ )

Item	Symbol	Min.	Typ.	Max.	Unit
*1 Current consumption	$I_{DD}$		140		mA
*1 Gate voltage adjustment value	$V_{GG}$	0	0.5	1.0	V
Power gain	$G_P$	26	29		dB
Average leak power level (600 kHz $\pm$ 100 kHz)	$P_{LEAK600}$		-58	-54	dBc
Average leak power level (900 kHz $\pm$ 100 kHz)	$P_{LEAK900}$		-60	-58	dBc

\*1 Adjust  $V_{GG}$  so that  $I_{DD}$  becomes 140 mA for 21 dBm output.

**Block Diagram**




**Pin Configuration**




**Recommended Current Adjustment Method**


(1) V<sub>GG</sub>/P<sub>IN</sub> separate adjustment





(2) Simple adjustment



Application Circuit Configuration (1.9 GHz-band PHS)



Recommended Gate Bias Circuit and Circuit Characteristics




Application circuits shown are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits or for any infringement of third party patent and other right due to same.

**Current Consumption Variation with Recommended Current Adjustment Method**


(For P<sub>OUT</sub>=21 dBm output)

(1) Separate adjustment

V<sub>GG</sub>/P<sub>IN</sub> separate adjustment method  
 (Distribution of the current consumption I<sub>DD</sub> after executing the P<sub>IN</sub> adjustment 1)




V<sub>GG</sub>/P<sub>IN</sub> separate adjustment method  
 (Distribution of the current consumption I<sub>DD</sub> after executing the P<sub>IN</sub> adjustment 1)






(2) Simple adjustment


Simple adjustment method  
 (Distribution of the current consumption I<sub>DD</sub> after executing the P<sub>IN</sub> adjustment)  
 $V_{GG} = a - b \times I_{DD}$  (P<sub>IN</sub> off/V<sub>GG</sub>=0.3V) : a=0.8021, b=0.003



Example of Representative Characteristics (Ta=25 °C, Freq=1.9 GHz)




Recommended Evaluation Board



Material : Glass fabric-base epoxy  
 Thickness : 0.2 mm  
 Back side : Overall GND

Package Outline Unit : mm

8PIN SSOP (PLASTIC)



NOTE: Dimension "\*" does not include mold protrusion.

PACKAGE STRUCTURE

SONY CODE	SSOP-8P-L01
EIAJ CODE	SSOP008-P-0044
JEDEC CODE	_____

PACKAGE MATERIAL	EPOXY RESIN
LEAD TREATMENT	SOLDER / PALLADIUM PLATING
LEAD MATERIAL	COPPER ALLOY
PACKAGE WEIGHT	0.04g