

© 1995 National Semiconductor Corporation TL/F/11220

RRD-B30M105/Printed in U. S. A.

Absolute Maximum Ratings If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Power Dissipation (PD) at 25°C DIP Board Mount Office/Distributors for availability and specifications. **DIP Socket Mount** Supply Volltage (V_{CC}) Typical Values -0.3 to +20V θ JA DIP Board Mount DC Input Voltage (VIN) -0.3 to VCC+0.3V θ JA DIP Socket Mount DC Output Voltage (V_{OUT}) Storage Temperature Range -65 to +150°C Lead Temperature (Soldering, 10 sec.) 260°C **Operating Conditions** Min Max Unit Supply Voltage (V_{CC}) 8 18 V DC Input or Output Voltage 0 V_{CC} V +85°C Temperature Range -40 Electro-Static Discharge (ESD) 2K ٧ **DC Electrical Characteristics** $V_{CC} = 8V$ to 18V, All voltages referenced to GND, unless otherwise specified

TBD

TBD


TBD °C/W

TBD °C/W

Symbol	Parameter	Conditions	Min	Max	Units
V _{IH}	High Level Input Voltage		3.8	6	V
V _{IL}	Low Level Input Voltage		0	0.8	V
I _{IH1}	High Level Input Current (Clock, Data In, Load, VK)	V _{IH1} = 5.0V	-5	5	μΑ
I _{IH2}	High Level Input Current (Blank)	$V_{IH2} = 5.0V, T = 25^{\circ}C$	-20	10	μΑ
I _{IH3}	High Level Input Current (TEST2)	$V_{IH3} = $ %.0V, T = 25°C	-100	20	μΑ
I _{IL1}	Low Level Input Current (Clock, Data In, Load, VK)	$V_{IL1} = 0V$	-5	5	μΑ
I _{IL2}	Low Level Input Current (BLANK IN)	$V_{IL2}=0V,T=25^{\circC}$	- 125	-5	μΑ
I _{IL3}	Low Level Input Current (TEST2)	$V_{IL3}=0V,T=25^{\circC}$	-700	-100	μΑ
ILI	Input Leak Current (VD)	V _{IN} 0V to 6V	-5	5	μΑ
V _{OH1}	High Level Output Voltage (Low Current Driver)	$V_{CC} = 9.5V, I_{OH1} = -0.8 \text{ mA}$	V _{CC} -0.8		V
V _{OH2}	High Level Output Voltage (High Current Drive)	$V_{CC} = 9.5V, I_{OH2} = -2 \text{ mA}$	V _{CC} -0.8		V
V _{OH3}	High Level Output Voltage (DATA OUT, PWM OUT)	$V_{CC} = 9.5V, I_{OH3} = -200 \ \mu A$ $I_{OH3} = -20 \ \mu A$	4 4.5	6 6	V V
V _{OL1}	Low Level Output Voltage (All Drivers)	$V_{CC} = 9.5V, I_{OL1} = 500 \ \mu A$ $I_{OL1} = 200 \ \mu A$ $I_{OL1} = 2 \ \mu A$		2 1 0.3	V V V
V _{OL2}	Low Level Output Voltage (DATA OUT,PWM OUT)	$V_{CC} = 9.5 V$, $I_{OL2} = 200 \ \mu A$		0.8	V
ICC	Supply Current	No Load		20	mA

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur.

$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Symbol	Parameter			Conditions			Max	Units
ts Data Set-Up Time 1 µs t _H Data Hold Time 200 ns PWL Load Pulse Width 1.3 µs topB Output Delay from Blank CL = 100 pF 7 µs topL Output Delay from Load CL = 100 pF 8 µs tr Rise Time (All Driver Outputs) CL = 100 pF, t = 20% to 80% of V _{CC} 5 µs tr Fall Time (All Driver Outputs) CL = 100 pF, t = 20% to 80% of V _{CC} 5 µs Dimming Characteristics Dimming Characteristics 5 µs DC Characteristics ± V _D (3% + 6%) ± 10 mV V _D Offset Voltage (Note 2) ± V _D (3% + 6%) ± 10 mV AC Conditions Min Typ Max Units Pulse Width Error No Load (Note 3) ± 100 ns PWM OUT Frequency 150 250 400 Hz OSC Frequency 307.2 512 819.2 kHz Note 3: Under the ideal condition of DC parameters.t	f _C	Clock Frequer	псу					250	kHz
Data Hold Time 200 ns PWL Load Pulse Width 1.3 µs topB Output Delay from Blank CL = 100 pF 7 µs topL Output Delay from Load CL = 100 pF 8 µs topL Output Delay from Load CL = 100 pF, t = 20% to 80% of V _{CC} 5 µs tr, Rise Time (All Driver Outputs) CL = 100 pF, t = 80% to 20% of V _{CC} 5 µs Dimming Characteristics DC Characteristics DC Characteristics 00 (Note 2) ±V _D (3% + 6%) ±10 mV AC Characteristics Parameter Conditions Min Typ Max Units Pulse Width Error No Load (Note 3) ±100 ns pWM OUT Frequency 150 250 400 Hz OSC Frequency 150 250 400 Hz Note 3: Under the ideal condition OC parameters. AC Test Conditions His Huidts	PW _C	Clock Pulse W	/idth				1.3		μs
PWL Load Pulse Width 1.3 μ s to_DB Output Delay from Blank $C_L = 100 pF$ 7 μ s to_DL Output Delay from Load $C_L = 100 pF$ 8 μ s to_DL Output Delay from Load $C_L = 100 pF$, t = 20% to 80% of V _{CC} 5 μ s tr Rise Time (All Driver Outputs) $C_L = 100 pF$, t = 80% to 20% of V _{CC} 5 μ s Dimming Characteristics Dimming Characteristics DC Conditions Min Typ Max Units VD Offset Voltage $\pm V_D (3\% + 6\%)$ ± 10 mV (Note 2) Ac Conditions Min Typ Max Units Pulse Width Error No Load (Note 3) ± 100 ns PWMOUT Frequency 150 250 400 Hz OSC Frequency 307.2 512 819.2 kHz Note 3: Under the ideal condition of DC parameters. AC Test Conditions Not 2.512 819.2 kHz Note 2: Reference voltage is 6.1V typical. Note condit	ts	Data Set-Up T	ïme				1		μs
topB Output Delay from Blank $C_L = 100 \text{ pF}$ 7 μs topL Output Delay from Load $C_L = 100 \text{ pF}$ 8 μs tr Rise Time (All Driver Outputs) $C_L = 100 \text{ pF}$, t = 20% to 80% of V _{CC} 5 μs tr Fall Time (All Driver Outputs) $CL = 100 \text{ pF}$, t = 80% to 20% of V _{CC} 5 μs Dimming Characteristics Dimming Characteristics Parameter Conditions Min Typ Max Units VD Offset Voltage (Note 2) $\pm V_D (3\% + 6\%)$ ± 10 mV mV AC Characteristics Parameter Conditions Min Typ Max Units Pulse Width Error No Load (Note 3) ± 100 ns PWM OUT Frequency 150 250 400 Hz OSC Frequency 307.2 512 819.2 kHz Note 3: Under the ideal condition of DC parameters. AC Test Conditions Input Pulse Levels $0.5V$ to $3.5V$	t _H	Data Hold Tim	e				200		ns
topL Output Delay from Load $C_L = 100 \text{ pF}$ 8 μs t_r Rise Time (All Driver Outputs) $C_L = 100 \text{ pF}$, $t = 20\%$ to 80% of V_{CC} 5 μs t_t Fall Time (All Driver Outputs) $CL = 100 \text{ pF}$, $t = 80\%$ to 20% of V_{CC} 5 μs Dimming Characteristics Dimming Characteristics Parameter Conditions Min Typ Max Units V_D Offset Voltage (Note 2) $\pm V_D (3\% + 6\%)$ ± 10 mV mV AC Characteristics Parameter Conditions Min Typ Max Units Pulse Width Error No Load (Note 3) ± 100 ns PWM OUT Frequency 150 250 400 Hz OSC Frequency 307.2 512 819.2 kHz Note 3: Under the ideal condition of DC parameters. AC Test Conditions Note 3: Under the ideal condition of DC parameters. AC Test Conditions Input Pulse Levels $0.5V$ to $3.5V$	PWL	Load Pulse Wi	idth				1.3		μs
Image: Second state is a constraint of the constraint of the consecond state is a constraint of the second	to _{DB}	Output Delay f	from Blank	C _L = 1	C _L = 100 pF			7	μs
t _f Fall Time (All Driver Outputs) CL = 100 pF, t = 80% to 20% of V _{CC} 5 μs Dimming Characteristics DC Characteristics Vints Vints </td <td>to_{DL}</td> <td>Output Delay f</td> <td>from Load</td> <td>C_L = 1</td> <td>00 pF</td> <td></td> <td></td> <td>8</td> <td>μs</td>	to _{DL}	Output Delay f	from Load	C _L = 1	00 pF			8	μs
Dimming Characteristics DC Characteristics Parameter Conditions Min Typ Max Units V _D Offset Voltage ±V _D (3% + 6%) ±10 mV AC Characteristics Parameter Conditions Min Typ Max Units Pulse Width Error No Load (Note 3) ±100 ns PWM OUT Frequency 150 250 400 Hz Note 2: Reference voltage is 6.1V typical. Note 3: Under the ideal condition of DC parameters. AC Test Conditions AC Test Conditions 0.5V to 3.5V 0.5V to 3.5V	t _r	Rise Time (All Driver Outputs)		C _L = 1	00 pF, t = 20%	to 80% of V_{CC}		5	μs
Parameter Conditions Min Typ Max Units V _D Offset Voltage (Note 2) ±V _D (3% + 6%) 1 10 mV AC Characteristics Parameter Conditions Min Typ Max Units Pulse Width Error No Load (Note 3) ±100 ns PWM OUT Frequency 150 250 400 Hz OSC Frequency 307.2 512 819.2 kHz Note 2: Reference voltage is 6.1V typical. Note 3: Under the ideal condition of DC parameters. AC Test Conditions Input Pulse Levels 0.5V to 3.5V	t _f	Fall Time (All [Driver Outputs)	CL = 1	100 pF, t = 80%	to 20% of V_{CC}		5	μs
Parameter Conditions Min Typ Max Units Pulse Width Error No Load (Note 3) ± 100 ns PWM OUT Frequency 150 250 400 Hz OSC Frequency 307.2 512 819.2 kHz Note 3: Under the ideal condition of DC parameters. AC Test Conditions 0.5V to 3.5V	(Note 2)			6%)			±10		mV
Pulse Width Error No Load (Note 3) ± 100 ns PWM OUT Frequency 150 250 400 Hz OSC Frequency 307.2 512 819.2 kHz Note 2: Reference voltage is 6.1V typical.					Min	Тур	Max		Units
PWM OUT Frequency 150 250 400 Hz OSC Frequency 307.2 512 819.2 kHz Note 2: Reference voltage is 6.1V typical. Note 3: Under the ideal condition of DC parameters. AC Test Conditions Input Pulse Levels 0.5V to 3.5V)	
OSC Frequency 307.2 512 819.2 kHz Note 2: Reference voltage is 6.1V typical. Note 3: Under the ideal condition of DC parameters. AC Test Conditions Input Pulse Levels 0.5V to 3.5V					150	250	400		Hz
Note 2: Reference voltage is 6.1V typical. Note 3: Under the ideal condition of DC parameters. AC Test Conditions Input Pulse Levels 0.5V to 3.5V	OSC Frequency					512	819.2		kHz
Propagation Delays Measured at 20% and 80% points of respective waveforms	Input Pulse Input Rise Propagatic	e Levels and Fall Times on Delays Measur	0.5 6 ns (10%	% to 90%)					



Functional Description

SHIFT REGISTER OPERATION

Refer to block diagram *Figure 1* while LOAD ENABLE is low, data is entered into the shift register on the rising edge of the clock. The first data bit entered is stored in position #0, the last data bit entered is stored in position #33. A high voltage level applied to the LOAD ENABLE input transfers the data from the shift register to the data latch. The data is presented to the output drivers through a 33 x 33 matrix. This matrix determines shift register output designation. The DS8187 has 34 shift register positions, 33 data latches, and 33 output drivers.

AUTO LOAD MODE

In this mode, the DATA OUT pin is connected to the LOAD ENABLE pin. The data word consists of 34 bits including a leading start bit(logic 1). On the positive-going-edge of the 34th clock (LOAD ENABLE goes High), data is transferred to the data latches and the shift register is cleared.


Connection Diagram

DIRECT LOAD MODE

In this mode the DATA OUT pin is not connected to the LOAD ENABLE pin. The LOAD ENABLE pin is controlled directly by the user. When LOAD ENABLE goes High, the contents of the shift register are latched, presented to the output drivers through the 33 x 33 PLA matrix, and the shift register is cleared.

DIMMING FUNCTION

When VK is Low, the <u>BLANK IN/PWM OUT</u> pin functions as an input blanking signal. When <u>BLANK IN/PWM</u> is High, the output duty cycle is 100%. The duty cycle of a user supplied signal to this pin will determine the brightness of the output. When VK is High, the duty cycle of the output drivers is controlled by an analog voltage applied to the VD pin. Table I indicates the duty cycle of the output drivers with respect to the analog voltage applied to VD pin.



Analog Dimming and V_D Offset Description

When using analog dimming, the brightness attainable is 10.2% of maximum brightness. The voltage (V_{REF}) is the external voltage from which V_D is developed (usually from a variable resistor). This voltage should be in the range of 5.7V to V_{CC} so that the maximum 10.2% PWM duty cycle is achieved easily.

The V_D offset error represents the difference between the actual analog input voltage when using analog dimming and the internal analog voltage created by the D/A converter. Table III indicates the PWM duty cycle with respect to voltage at the V_D pin over 49 steps of dimming. To determine the Min/Max PWM, V_D offset must be subtracted from/added to the threshold voltage of Table III. The Dimming Curves (*Figure 6*) are a graphical representation of Table III showing the V_D offset.


Load Enable Description

The positive going edge of the Load Enable input signal latches data from the shifter and resets the shifter. While Load Enable is "high", the shifter will not accept data. The Load Enable should be driven high during the low level of the clock.


Output Circuit Description

The segment output drivers are push-pull active high. There are 25 low current drivers (0.8 mA) and 8 high current drivers (2 mA). These outputs nominally swing from 0.3V to ($V_{CC} - 0.8V$) and are designed to drive the anodes of low voltage (about 13V) vacuum fluorescent displays. The digital outputs (DATA OUT and PWM OUT) typically swing form 0.5V to 5V and are designed to drive other logic devices. For example, referring to (*Figure 3*), if DS8187 devices are cascaded, then DATA OUT and PWM OUT of the first are connected respectively to DATA IN and BLANK IN of the second.

Figures 3, 4 and 5 are typical applications of the DS8187.




1 2		1/0	Description	
2	TEST2	I	This pin is used to select TEST MODE. (Factory Test)	
	LOAD ENABLE	Ι	While Low, data is enabled into the shift register. When this pin goes High, the contents of the shift register are loaded into the latch circuit and the shift register is reset to 0.	
3	DATA IN	Ι	This pin inputs data to the shift register. When data is High, the output is ON. When data is Low, the output is OFF.	
4	CLOCK	Ι	This pin is the clock for the shift register. Data is input to the shift register on the positive-going-edge of the clock.	
5	VD	Ι	This analog voltage input pin specifies the output duty cycle per Table I.	
6	V _{CC}		This is the power supply pin.	
7	TEST1		This pin is used to select TEST MODE. (Factory Test)	
8-14	OUTPUT 1 to OUTPUT 7	0	These are low current output pins.	
15–22	OUTPUT 8 to OUTPUT 15	0	These are high current output pins.	
23–31	OUTPUT 16 to OUTPUT 24	0	These are low current output pins.	
32	No Connect (NC)		Free pin, no connection to the chip.	
33-41	OUTPUT 25 to OUTPUT 33	0	These are low current output pins.	
42	VK	Ι	VK input terminal. This pin selects between analog dimming and digital dimming (duty cycle). When a Logic 0 is applied to VK, the BLANK IN/PWM OUT pin functions as an input blanking signal. When a Logic 1 is applied to VK, the dimming is controlled by an analog voltage applied to the VD pin.	
43	No Connect (NC)		Free pin, no connection to the chip.	
44	OSC	Ι	This pin generates an oscillation of 500 kHz with an external capacitor of 47 pF connected between the OSC pin and GND.	
45	GND		This is the GND pin.	
46	DATA OUT	I/O	This pin outputs the data from the 34-bit shift register. Connecting the pin the DATA IN pin on the next stage provides a cascade connection. Connecting the pin to the LOAD ENABLE pin causes the contents of the register to be latched on the leading edge of the signal at the DATA OUT (Auto load function). In the Test Mode, this pin functions as an input.	
47	No Connect (NC)		Free pin, no connection to the chip.	
48	BLANK IN/PWM OUT	I/O	When the internal dimming function is not used (VK = Low), this pin receives an external blank signal and controls the output duty cycle. This pin functions as an output when the internal dimming function is used (VK = High), and in Test Mode.	



Pin Name	Shift Register	Pin Name	Shift Register	Pin Name	Shift Registe
OUTPUT 1	BIT 14	OUTPUT 12	BIT 2	OUTPUT 23	BIT 12
OUTPUT 2	BIT 15	OUTPUT 13	BIT 10	OUTPUT 24	BIT 19
OUTPUT 3	BIT 1	OUTPUT 14	BIT 26	OUTPUT 25	BIT 24
OUTPUT 4	BIT 33	OUTPUT 15	BIT 29	OUTPUT 26	BIT 25
OUTPUT 5	BIT 5	OUTPUT 16	BIT 8	OUTPUT 27	BIT 20
OUTPUT 6	BIT 6	OUTPUT 17	BIT 3	OUTPUT 28	BIT 32
OUTPUT 7	BIT 7	OUTPUT 18	BIT 9	OUTPUT 29	BIT 21
OUTPUT 8	BIT 28	OUTPUT 19	BIT 4	OUTPUT 30	BIT 22
OUTPUT 9					
	BIT 27	OUTPUT 20	BIT 11	OUTPUT 31	BIT 23
OUTPUT 10	BIT 31	OUTPUT 21	BIT 16	OUTPUT 32	BIT 30
OUTPUT 11	BIT 18	OUTPUT 22	BIT 17	OUTPUT 33	BIT 13
		PLA Co	ode Chart		
OUTPUT 1 -	11111111				PIN 8
001PUT 1					PIN 8
OUTPUT 3 -					PIN 10
OUTPUT 4 -					
OUTPUT 5 -	╷╷╷╹ ╎┤┤				PIN 12
OUTPUT 6 -	┥┥┥┥┥				PIN 13
OUTPUT 7 -	┽┼┼┼┼╇┤				PIN 14
OUTPUT 8 -					PIN 15
OUTPUT 9 -					PIN 16
OUTPUT 10 -					PIN 17
OUTPUT 11 —			╎╎╇╎╎╎╎╎		PIN 18
OUTPUT 12 -	┼╇┼┼┼┼┤	 			PIN 19
OUTPUT 13 -	++++++	. • • • • • • • • • • • • • • • • • • •		-+++++++ -	PIN 20
OUTPUT 14 -	++++++	- 	┟┼┼┼┼┼┼┤	· 	PIN 21
OUTPUT 15 -	++++++	- 	┟┼┼┼┼┼┼┤	· 	PIN 22
OUTPUT 16 -	┽┼┼┼┼┽╡	· † † † † † † †	┠┼╂┼╂┼┼┼┤	╶┼┼┼┼┼┼┼	PIN 23
OUTPUT 17 -	┽┼╇┼┼┼┼╢	- 	┠┼╂┼╂┼┼╂┤	╶┼┼┼┼┼┼┼	PIN 24
OUTPUT 18 -	++++++	++++++	 	╶┼┼┼╂┼┼┼	PIN 25
OUTPUT 19 -	┽┼┼╇┼┼┼┨		 	· ┼ ┼ ┼ ┼ ┼ ┼ ┼ ┼	PIN 26
OUTPUT 20 -	+++++		 	· ┼ ┼ ┼ ┼ ┼ ┼ ┼ ┼	PIN 27
OUTPUT 21 🗕	+++++	╶┼┼┼┼┼┼	<u>▶ ┼ ┼ ┼ ┼ ┼ ┼ ┼</u> ┤	- 	PIN 28
OUTPUT 22 🗕	++++++	- 	┼┿┼┼┼┼┼┤	╶┼┼┼┼┼┼┼	PIN 29
OUTPUT 23 —	+++++		 	· ┼ ┼ ┼ ┼ ┼ ┼ ┼ ┼	PIN 30
OUTPUT 24 -	+++++	- 	┠┼┼╇┼┼┼┼┤	- 	PIN 31
OUTPUT 25 -	++++++	- 	┟┼┼┼┼┼┼┥	┝┼┼┼┼┼┼┼	PIN 33
OUTPUT 26 -	++++++	- 	+ $+$ $+$ $+$ $+$ $+$ $+$ $+$ $+$ $+$	╺╋┼┼╂┼┼┼	PIN 34
OUTPUT 27 -	++++++	- 	│ 		PIN 35
OUTPUT 28 -	++++++	++++++	+ $+$ $+$ $+$ $+$ $+$ $+$ $+$ $+$ $+$	╶┥┥┥┥┥┥	PIN 36
OUTPUT 29 -	┽┼┼┼┼┼┤		┟┼┼┼┾┿┼╀┤	╶┼┼┼┼┼┼	PIN 37
OUTPUT 30 -	┽┼┼┼┼┼┦	┽┽┽┽┽┽┼	┟┼┼┼┼┝╇╀┤	╶┼┼┼┼┼┼ ┼	PIN 38
OUTPUT 31 —	┽┽┽┽┽┽┥	<u> </u>	┟┼┼┼┼┼┝┥	╶┼┼┼╂╿╿╿	PIN 39
OUTPUT 32 -	┽┽┽┽┽┽┥	_<u></u><u></u> 	┟┽┽┽┽┽┽┥┥	╶┼┼┼┼┼ ╋┼╴	PIN 40
OUTPUT 33 -	┽┽┽┽┽┽┥┥	<u> </u>	┟┼┼┼┼┼┼┦┤	_<u></u><u></u> 	PIN 41
					1 I
			10 17 19 20 23 23 23 23 23 23		N N N
			811 817 817 817 817 817 817 817 817 817		
					TL/F/1

Pin Name	Shift Register	Pin Name	Shift Register	Pin Name	Shift Registe
OUTPUT 1	BIT	OUTPUT 12	BIT	OUTPUT 23	BIT
OUTPUT 2	BIT	OUTPUT 13	BIT	OUTPUT 24	BIT
OUTPUT 3	BIT	OUTPUT 14	BIT	OUTPUT 25	BIT
OUTPUT 4	BIT	OUTPUT 15	BIT	OUTPUT 26	BIT
OUTPUT 5	BIT	OUTPUT 16	BIT	OUTPUT 27	BIT
OUTPUT 6	BIT	OUTPUT 17	BIT	OUTPUT 28	BIT
OUTPUT 7	BIT	OUTPUT 18	BIT	OUTPUT 29	BIT
OUTPUT 8	BIT	OUTPUT 19	BIT	OUTPUT 30	BIT
OUTPUT 9	BIT	OUTPUT 20	BIT	OUTPUT 31	BIT
OUTPUT 10	BIT	OUTPUT 21	BIT	OUTPUT 32	BIT
OUTPUT 11	BIT	OUTPUT 22	BIT	OUTPUT 33	BIT
OUTPUT 1 -	++++++	+++++++	++++++++		PIN 8
OUTPUT 2 🗕	++++++	╋╋╋╋	+++++++++++++++++++++++++++++++++++++++		PIN 9
OUTPUT 3 🗕	+++++	+++++++	*******	- 	PIN 10
OUTPUT 4 —	+++++				PIN 11
OUTPUT 5 -					PIN 12
OUTPUT 6 -					PIN 13
OUTPUT 7 -					PIN 14
OUTPUT 8 -					PIN 15 PIN 16
OUTPUT 10 -					PIN 16
OUTPUT 11 -					PIN 17
OUTPUT 12 -					PIN 19
OUTPUT 13 -	++++++				PIN 20
OUTPUT 14 -	++++++	+++++++	++++++++++++++++++++++++++++++++++++		PIN 21
OUTPUT 15 -	++++++	++++++++			PIN 22
OUTPUT 16 -	++++++	+++++++	+++++++++++++++++++++++++++++++++++++++		PIN 23
OUTPUT 17 🗕	+++++	+++++++	++++++++		PIN 24
OUTPUT 18 -	+++++	+++++++	++++++++++++++++++++++++++++++++++++	- 	PIN 25
OUTPUT 19 -	+++++	+++++++	++++++++++++++++++++++++++++++++++++	- 	PIN 26
OUTPUT 20 -	+++++				PIN 27
OUTPUT 21 -					PIN 28
OUTPUT 22 -					PIN 29
OUTPUT 23 -					PIN 30
OUTPUT 24 - OUTPUT 25 -					PIN 31
OUTPUT 26 -					PIN 33
OUTPUT 27 -					PIN 35
OUTPUT 28 -	++++++	+++++++			PIN 36
OUTPUT 29 -	++++++	+++++++	++++++++++++++++++++++++++++++++++++		PIN 37
OUTPUT 30 -	++++++	+++++++	++++++++		PIN 38
OUTPUT 31 —	++++++	+++++++	+++++++++++++++++++++++++++++++++++++++		PIN 39
OUTPUT 32 🗕	++++++	+++++++			PIN 40
OUTPUT 33 —	+++++	+++++++	+++++++		PIN 41
	- 0 n + 0 n	8 6 6 7 6 7 7 7 7 8 6 6 7 7 7 7 7 7 7 7	BIT 16 BIT 17 BIT 17 BIT 18 BIT 19 BIT 20 BIT 21 BIT 22 BIT 23	1 9 N 8 6 0 -	
	BIT BIT BIT BIT BIT BIT BIT				
					α α. TL/F/11
					12/1/1

Pulse Step	PWM Duty Cycle		Threshold Pulse Step	Pulse Step	PWM Duty C	Threshold	
Number	Pulse Count	%	Voltage	Number	Pulse Count	%	Voltage
			V _{REF}	26	56/2048	2.73	3.385
			V _{REF}	25	52/2048	2.54	3.323
			V _{REF}	24	48/2048	2.34	3.263
49	208/2048	10.2	V _{REF}	23	46/2048	2.25	3.204
48	192/2048	9.38	4.621	22	44/2048	2.15	3.155
47	184/2048	8.98	4.541	21	42/2048	2.05	3.118
46	176/2048	8.59	4.488	20	40/2048	1.95	3.076
45	168/2048	8.20	4.434	19	38/2048	1.86	3.027
44	160/2048	7.81	4.381	18	36/2048	1.76	2.983
43	152/2048	7.42	4.333	17	34/2048	1.66	2.941
42	144/2048	7.03	4.286	16	32/2048	1.56	2.898
41	136/2048	6.64	4.231	15	30/2048	1.46	2.860
40	128/2048	6.25	4.170	14	28/2048	1.37	2.822
39	120/2048	5.86	4.106	13	26/2048	1.27	2.785
38	112/2048	5.47	4.043	12	24/2048	1.17	2.744
37	104/2048	5.08	3.980	11	23/2048	1.12	2.692
36	96/2048	4.69	3.914	10	22/2048	1.07	2.650
35	92/2048	4.49	3.831	9	21/2048	1.03	2.622
34	88/2048	4.30	3.766	8	20/2048	0.98	2.597
33	84/2048	4.10	3.719	7	19/2048	0.93	2.569
32	80/2048	3.91	3.673	6	18/2048	0.88	2.539
31	76/2048	3.71	3.631	5	17/2048	0.83	2.511
30	72/2048	3.52	3.594	4	16/2048	0.78	2.478
29	68/2048	3.32	3.551	3	15/2048	0.73	2.455
28	64/2048	3.13	3.501	2	14/2048	0.68	2.425
27	60/2048	2.93	3.444	1	13/2048	0.63	2.392
							0.000
		5 - 4.5 - 4 - <u>2</u> 3.5 - 3 -			VDH VD (typical) VDL		
		2.5 - 2 0	Pulse Count (with r	150 200 espect to 2048 coun		0-9	



National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.