


## INTRODUCTION

The KS0607 is a gate driver for TFT LCD panel used for AV set such as TV, CNS etc. This product has 240 LCD driver outputs.


## FEATURES

- ❑ TFT LCD gate driver
- ❑ LCD drive output sequence: output shift direction can be selected. (G1 → G240 or G240 → G1)
- ❑ Output mode switching:
  - Normal mode (1-pulse scanning)
  - Continuous 2-pulse mode (2-pulse scanning)
  - Jumping 2-pulse mode.
- ❑ LCD drive voltage: 16.0 to 35.0 V
- ❑ Number of LCD drive outputs: 240 outputs
- ❑ Package: TCP/COG


BLOCK DIAGRAM



**PIN CONFIGURATION**



**Figure 1. KS0607 TCP Assignment Diagram**



**Figure 2. KS0607 Pad Assignment Diagram**

## PIN DESCRIPTIONS

Symbol	Pin Name	Description															
V <sub>DD</sub>	Power supply for logic system	Used as power supply pin for logic system, which is normally connected to V <sub>SS</sub> + 5.0 V.															
V <sub>SS</sub>	Power supply for logic system	Used as logic ground pin.															
V <sub>GG</sub>	Power supply for LCD drive	Used as power supply pin for low level LCD drive.															
V <sub>OFF</sub>	Power supply for LCD drive	Used as power supply pin for low level LCD drive.															
V <sub>LS</sub>	Power supply for input level shifter	Used as power supply for input level shifters.															
G1 to G240	LCD drive output	Used as output pins for LCD drive output, which outputs data at levels. Selecting data is output at V <sub>GG</sub> level. Non-selecting data is output at V <sub>OFF</sub> level.															
DIO	Vertical scanning start pulse input	Used as vertical scanning start pulse input pin.															
CPV	Vertical shift clock input	Used as vertical shift clock pulse input pin.															
U/D	Shift direction selecting input	Used as input pin for selecting the shifting direction of bidirectional shift register and setting the sequence of cascade sequence. Up mode(U/D = "H"): G1 → G20 Down mode(U/D = "L"):G240 → G1															
CE	Cascade sequence setting input	Used as input pin for setting of chip cascade sequence. Referring to below table, set the cascaded sequence signal inside the LSI. <table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th rowspan="2">CE</th> <th colspan="2">Cascade Sequence</th> </tr> <tr> <th>U/D=H</th> <th>U/D=L</th> </tr> </thead> <tbody> <tr> <td>H</td> <td>1st</td> <td>2nd</td> </tr> <tr> <td>L</td> <td>2nd</td> <td>1st</td> </tr> </tbody> </table>	CE	Cascade Sequence		U/D=H	U/D=L	H	1st	2nd	L	2nd	1st				
CE	Cascade Sequence																
	U/D=H	U/D=L															
H	1st	2nd															
L	2nd	1st															
MODE1 MODE2	Output mode selecting input	Used as input pins for selecting output mode. Output mode is set as shown in table below by setting MODE1 and MODE2 pin. <table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th>Mode1</th> <th>Mode2</th> <th>Output Mode</th> </tr> </thead> <tbody> <tr> <td>H</td> <td>H</td> <td>Normal mode</td> </tr> <tr> <td>L</td> <td>H</td> <td>Continuous 2-pulse mode</td> </tr> <tr> <td>H</td> <td>L</td> <td>Jumping 2-pulse mode</td> </tr> <tr> <td>L</td> <td>L</td> <td>Set all outputs to V<sub>OFF</sub> level</td> </tr> </tbody> </table>	Mode1	Mode2	Output Mode	H	H	Normal mode	L	H	Continuous 2-pulse mode	H	L	Jumping 2-pulse mode	L	L	Set all outputs to V <sub>OFF</sub> level
Mode1	Mode2	Output Mode															
H	H	Normal mode															
L	H	Continuous 2-pulse mode															
H	L	Jumping 2-pulse mode															
L	L	Set all outputs to V <sub>OFF</sub> level															
TEST1 TEST2	LSI test input	Used as input pins for LSI testing must be set to "H".															

FUNCTIONAL DESCRIPTION




Figure 3. Examples of Cascade Sequence

At this time

- Normal mode (1-pulse scanning) is set when MODE1 = "H", MODE2 = "H".
- Jumping 2-pulse mode (2-pulse scanning) is set when MODE1 = "H", MODE2 = "L".
- Continued 2-pulse mode (2-pulse scanning) is set when MODE1 = "L", MODE2 = "H".
- Output VOFF is set when MODE1 = "L", MODE2 = "L".





Figure 4. Example of Input/Output Timing (For Cascade Sequence 1st)

## VOLTAGE BIAS

When power supply pins are set as shown below, the KS0607 can output positive voltage and negative voltage to LCD drive output.


Example 1:

- For positive voltage output
- Input voltage(logic): 3.3 V
- Supply voltage:
  - VGG = 3.3 V
  - VDD = 3.3 V
  - VLS = 3.3 V
  - VOFF = V<sub>SS</sub> = 0 V
- LCD drive output:
  - High level = VGG (3.3 V)
  - Low level = VOFF (0 V)



Example 2:

- For positive voltage output
- Input voltage (logic): 5.5 V
- Supply voltage:
  - VGG = 5.5 V
  - VLS = 5.5 V
  - V<sub>DD</sub> = -22 V
  - VOFF = V<sub>SS</sub> = -27.5 V
- LCD drive output:
  - High level = VGG (5.5 V)
  - Low level = VOFF (-27.5 V)



## PRECAUTIONS

### Turning on and shutting off power supply

This LSI has a high-voltage LC driver, so it may be permanently damaged by a large current which may flow if a voltage is supplied to the LC drive power supply while the logic system power supply is floating. Therefore, when connecting the power supply, connect the LC drive power after connecting the logic system power.

When shutting off the power, shut off LC drive power and then shut off the logic system power, or simultaneously shut off the power.

Because the logic state of internal logic is unstable immediately after the system power is supplied, input CPV and DIO to send a clock during cascade sequence setting period and initialize the internal logic.




Figure 5. Turning on and shutting off power supply

### Input pin setting

Input pins other than CPV and DIO must be set to "H" level or "L" level.

## ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Condition	Rated value	Unit
Supply voltage	VGG	Ta = 25 °C	- 0.3 to 37.0	V
	V <sub>DD</sub> - V <sub>SS</sub>	Ta = 25 °C	- 0.3 to 7.0	V
	VLS	Ta = 25 °C	- 0.3 to 7.0	V
	VOFF - V <sub>SS</sub>	Ta = 25 °C	- 0.3 to 37.0	V
	VGG - VOFF (V <sub>SS</sub> )	Ta = 25 °C	- 0.3 to 37.0	V
Input voltage	VIN	Ta = 25 °C	- 0.3 to VLS+0.3	V
Operating temperature	T <sub>OPR</sub>	-	- 20 to 75	°C
Storage temperature	T <sub>STG</sub>	-	- 45 to 125	

**NOTE:** Standard voltage is GND (0 V).

## RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Condition	Rated value	Unit
Supply voltage	VGG	-	5.0 to 35.0	V
	V <sub>DD</sub> - V <sub>SS</sub>	-	3.0 to 5.5	V
	VLS	-	3.0 to 5.5	V
	VOFF-V <sub>SS</sub>	-	0 to 11.0	V
	VGG-VOFF (V <sub>SS</sub> )	-	16 to 35.0	V
Input voltage	VIN	-	0 to VLS	V

### NOTES:

- Standard voltage is GND (0 V)
- V<sub>SS</sub>, VOFF ≤ 0 V, V<sub>DD</sub> ≤ VLS ≤ VGG
- V<sub>DD</sub> - V<sub>SS</sub> = VLS ± 0.1 V



## ELECTRICAL CHARACTERISTICS

## DC CHARACTERISTICS

Ta = -20 to +75 °C, VGG - VSS = 16 to 35V, VLS = 3.0 to 5.5V (= VDD - VSS), VOFF - VSSS = 0 to 11V, VGG ≥ VLS ≥ VOFF

Parameter	Symbol	Condition	Min.	Max.	Unit.	Application
Low input voltage	VIL	-	-	0.2 VLS	V	CPV, DIO, CE, MODE1, MODE2, U/D
High input voltage	VIH	-	0.8 VLS	-		
Low input current	IIL	VIN = 0 V	-	5.0	μA	
High input current	IIH	VIN = VLS (= 5 V)	-	5.0		
Low output resistance	ROL	VOUT = VOFF + 0.4 V VGG - VOFF = 33 V	-	1	kΩ	G1 to G240
High output resistance	RO	VOUT = VG - 0.4 V VGG - VOFF = 33 V	-	1		
Current consumption 1 (Note)	IGG	1-pulse mode (MODE1, MODE2) = VLS	-	50	μA	-
	ILS		-	150		
	IDD		-	80		
	IOFF		-	40		
Current consumption 2 (Note)	IGG	2-pulse mode continuous mode (MODE1 = 0V) Jumping mode (MODE2 = 0V)	-	100	μA	-
	ILS		-	300		
	IDD		-	100		
	IOFF		-	40		

**NOTE:** fCPV = 31 kHz, "L" period width tCPVL = 16.2 μs, fDIO = 60 Hz, Other input pins = VLS, All output pins are open.  
TEST1, TEST2 = VLS

**AC CHARACTERISTICS**

$T_a = -20$  to  $+75$  °C,  $V_{GG} - V_{SS} = 16$  to  $35V$ ,  $V_{LS} = 3.0$  to  $5.5V (= V_{DD} - V_{SS})$ ,  $V_{OFF} - V_{SS} = 0$  to  $11V$ ,  
 $V_{GG} \geq V_{LS} \geq V_{OFF}$

Parameter	Symbol	Condition	Min	Max	Unit	Application
Clock frequency	fCPV	–	–	100	kHz	CPV
Minimum “L” clock pulse width	tCPVL	–	500	–		
Clock rise time	trCPV	VIN = 0 V	–	100	ns	
Clock fall time	trCPV	VIN = VLS (= 5 V)	–	100		
Data setup time	tsDI	–	100	–	ns	CPV, DIO
Data hold time	thDI	–	300	–		
Pulse rise time	trDIO	–	–	100	ns	DIO
Pulse fall time	trDIO	–	–	100		
Output transfer delay time	td	CL = 500 pF	–	3.0	μs	G1 to G240
Output rise time	tr		–	1.0		
Output fall time	tf		–	1.0		

TIMING DIAGRAM

