



# 4-Channel Bridge (BTL) Driver for CD-ROM

### Overview

The LA6542M is a 4-channel bridge (BTL) driver developed for CD-ROM applications.


### **Functions**

- 4-channel power amplifier with bridge circuit (BTL)
- I<sub>0</sub>max: 1A
- Integrated muting circuit
  (MUTE: Output OFF at Low, output ON at High.
  MUTE1 is for channels 1 and 2, and MUTE2 for channels 3 and 4.)
- Slew rate 0.5 V/µs
- Integrated thermal shutdown circuit

## **Package Dimensions**

unit: mm

#### 3204-MFP36SLF



## **Specifications**

### Maximum Ratings at $Ta = 25^{\circ}C$

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage 1	$V_{CC}$ max		14	V
Maximum supply voltage 2	V <sub>S</sub> max	V <sub>S</sub> 1, 2	14	V
Maximum input voltage	V <sub>IN</sub> max	Input pins V <sub>IN</sub> 1 to 4	13	V
Mute pin voltage	$V_{\hbox{\scriptsize MUTE}}$ max		13	V
Allowable power dissipation	Pd max	IC only	0.9	W
Operating temperature	Topr		-20 to +75	℃
Storage temperature	Tstg		-55 to +150	℃

### Operating Conditions at $Ta = 25^{\circ}C$

Parameter	Symbol	Conditions	Ratings	Unit
Recommended operation voltage 1	$V_{CC}$		4 to 13	V
Recommended operation voltage 2-1	V <sub>S</sub> 1		4 to 13	V
Recommended operation voltage 2-2	V <sub>S</sub> 2		4 to 13	V

 $<sup>^{*}</sup>V_{CC} \ge V_{S}1, 2$ 


- Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications.
- SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO products described or contained herein

# Electrical Characteristics at $V_{CC}$ = 12V, $\,V_{S}$ = 5V, Ta = 25°C


Parameter	Cumbal	Conditions		Ratings		l lait
raiametei	Symbol	Conditions	min	typ	max	Unit
V <sub>CC</sub> no-load current drain	I <sub>CC</sub> 1	All outputs ON (MUTE1, MUTE2: High)	5	10	20	mA
	I <sub>CC</sub> 2	All outputs OFF (MUTE1, MUTE2: Low)		5	10	mA
V <sub>S</sub> 1 no-load current drain	I <sub>S</sub> 1-1	CH1, 2 ON (MUTE1, MUTE2: High)		10	30	mA
	I <sub>S</sub> 1-2	CH1, 2 OFF (MUTE1, MUTE2: Low)			4	mA
V <sub>S</sub> 2 no-load current drain	I <sub>S</sub> 2-1	CH3, 4 ON (MUTE1, MUTE2: High)		10	30	mA
	I <sub>S</sub> 2-2	CH3, 4 OFF (MUTE1, MUTE2: Low)			4	mA
Output offset voltage	V <sub>OF</sub> 1 to 4	Potential difference between plus and minus outputs for CH1 to CH4	-50		50	mV
Input voltage range	$V_{IN}$	Input voltage range for V <sub>IN</sub> 1 to V <sub>IN</sub> 4	0.5		5	V
Output voltage (source)	Vsource	Plus and minus outputs at high level	4.4	4.7		V
		I <sub>O</sub> = 700 mA				
(sink)	Vsink	Plus and minus outputs at low level		0.3	0.6	V
		I <sub>O</sub> = 700 mA				
Closed circuit voltage gain	VG	Voltage gain between BTL amplifiers		6		dB
Slew rate	SR	(Note 1)		0.5		V/μs
Mute ON voltage	V <sub>MUTE</sub>	MUTE1, MUTE2 voltage when output is ON (Note 2)		1.5	2	V
Mute ON current	I <sub>MUTE</sub>	MUTE1, MUTE2 current when output is ON (Note 2)		6	10	μΑ

Note 1: Guaranteed design value

Note 2: MUTE works on all channels. At High, amplifier output is ON and at Low amplifier output is OFF (output impedance becomes HI).



# **Pin Assignment**




## **Pin Function**

Pin number	Pin name	Equivalent circuit	Pin function
1, 2			
17, 18	RF		Substrate
19, 20	111	0 V <sub>CC</sub>	(minimum potential)
35, 36			
7, 9	$V_{IN}1, V_{IN}2$		Input pins for CH1 and CH2
11, 13	V <sub>IN</sub> 3, V <sub>IN</sub> 4	9 VIN P P P P P P P P P P P P P P P P P P P	Input pins for CH3 and CH4
8, 10	VG1, VG2		Input pins for CH1 and CH2 (for gain adjustment)
12, 14	VG3, VG4	(1) VG (1) (2) 8 (3) GND (3)	Input pins for CH3 and CH4 (for gain adjustment)
16	V <sub>CC</sub>	(12) 8 GND	Power supply
22	$V_{REF}OUT$	2171819	Level shift circuit reference voltage (V <sub>REF</sub> 1 buffer amplifier output*)
		(22) (20)(35)(36)	(VREF I build amplifier bullput)
		V <sub>REF</sub> OUT	
3	V <sub>OUT</sub>		OP amp output
4	V <sub>IN</sub> -		OP amp inverted input
5	V <sub>IN</sub> +		OP amp non-inverted input
6	MUTE1	Vcc	CH1, CH2 output ON/OFF
15	MUTE2	Vcc (f6)	CH3, CH4 output ON/OFF
		MUTE1, 2	
		To bias circuit	
		SND GND	
		SND 1)(2)(17)(18)	
		(19/20/35/36)	
		A11138	
21	V <sub>REF</sub> IN		Level shift circuit reference voltage input
21	V REF		(V <sub>REF</sub> buffer amplifier input*)
23	V <sub>O</sub> 8		CH4 inverted output (AMP8 output)
24	V <sub>O</sub> 7		CH4 non-inverted output (AMP7 output)
26	V <sub>O</sub> 6		CH3 inverted output (AMP6 output)
27	V <sub>O</sub> 5	16) VCC	CH3 non-inverted output (AMP5 output)
28	V <sub>O</sub> 4	L. T	CH2 inverted output (AMP4 output)
29	V <sub>O</sub> 3	2924) Va	CH2 non-inverted output (AMP3 output)
31	V <sub>O</sub> 2	(29)24) V <sub>0</sub>	CH1 inverted output (AMP2 output)
32	V <sub>O</sub> 2	32)27	CH1 non-inverted output (AMP1 output)
02	۸0،	(28)	C Hon involved output (Airin 1 output)
		GND 1)(2)(17)(18)	
		19203536	
		A11137	
25	V <sub>S</sub> 2		CH3 (AMP5, AMP6), CH4 (AMP7, AMP8)
	J		output stage power supply
30	V <sub>S</sub> 1		CH1 (AMP1, AMP2), CH2 (AMP3, AMP4)
	J		output stage power supply
33	V <sub>SS</sub> -OUT		Output stage reference voltage (V <sub>SS</sub> 1/2: typ)
			(V <sub>REF</sub> 2 buffer amplifier output*)
34	V <sub>SS</sub>		Connect to VS1, VS2 (resistance split) to
	55		generate V <sub>SS</sub> OUT
		I	10 00


<sup>\*</sup>See block diagram on next page.

## **Block Diagram**




A11139

# System Diagram (relationship between power supply and MUTE)



# **Sample Application Circuit**




## Gain Setting (input pins and adjustment pins)

A simplified diagram of V<sub>IN</sub> and VG is shown below.

- 1) Consider an 11 k $\Omega$  (typ.) resistor inserted between V<sub>IN</sub> and VG.
- 2) When not the pin VG but the pin  $V_{IN}$  is used alone, the BTL gain (between  $V_{O}^+$  and  $V_{O}^-$ ) is set to 6 dB (0 dB for AMP only). This also applies for the case when  $V_{IN}$  is not used and an 11 k $\Omega$  external resistor is connected to VG for input.
- 3) Gain is set by the input impedance as seen from point A.
  - When VG only is used and the external resistor is R, the BTL gain (between  $V_0^+$  and  $V_0^-$ ) is 20 log (11 k $\Omega$ /R) + 6 dB.

When an 11 k $\Omega$  resistor is inserted between V<sub>IN</sub> and VG, and input is via V<sub>IN</sub>, the combined resistance Rz as seen from point A is Rz = 5.5 k $\Omega$ . Gain is

 $20 \log (11 \text{ k}\Omega / 5.5 \text{ k}\Omega) + 6 \text{ dB} = 12 \text{ dB}.$ 



## **Offset Voltage**

This IC incorporates a level shifter circuit. The input references the  $V_{REF}$  to be applied, and references the voltage ( $V_{SS} - V_{BE}$  (0.7))/2V to be output.

- Specifications of any and all SANYO products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Electric Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO products(including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Electric Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of December, 1998. Specifications and information herein are subject to change without notice.