

## Overview

The LA7615 is an NTSC color TV IC that supports computer control over an $\mathrm{I}^{2} \mathrm{C}$ bus. In addition to improved quality and increased functionality in color TV products, this IC supports the development of a TV set product line in software and the simplification of end product design. The provision of an $\mathrm{I}^{2} \mathrm{C}$ bus means that this product can also respond to desires for increased total manufacturing productivity, including improved automation of computer controlled production lines.

## Functions

- ${ }^{2}{ }^{2} \mathrm{C}$ bus control, VIF, SIF, Y, C, and deflection circuits integrated on a single chip.


## Features

- Pursuit of higher integration levels

The LA7615 integrates VIF, SIF, luminance, chrominance, and deflection (horizontal and vertical synchronization) circuits, A/V switching, and power supply control on a single chip.

- Bus control for reduced external component counts and mechanical adjustment points
All the LA7615 signal-processing circuits can be controlled and adjusted digitally over the $\mathrm{I}^{2} \mathrm{C}$ bus. All adjustments, both those required during manufacture and the user controls, can be controlled over the $\mathrm{I}^{2} \mathrm{C}$ bus, and both function selection and characteristics settings can be performed in software over the $\mathrm{I}^{2} \mathrm{C}$ bus. This increases flexibility in designing a product line of TV sets and also enhances productivity by allowing mixed production runs.
While this device supports multifunction and good performance, it is also economical in that it achieves reduced power and reduced pin count.


## Package Dimensions

unit: mm
3071-DIP64S


[^0]Specifications
Maximum Ratings at $\mathbf{T a}=25^{\circ} \mathrm{C}$

| Parameter | Symbol |  | Ratings | Unit |
| :--- | :---: | :---: | :---: | :---: |
| Maximum supply voltage | $\mathrm{V} 2 \max$ |  | 9.6 | V |
|  | V 17 max |  | 9.6 | V |
|  | $\mathrm{~V} 32 \max$ |  | 9.6 | V |
|  | $\mathrm{~V} 60 \max$ |  | V |  |
| Maximum supply current | $\mathrm{I} 24 \max$ |  | 9.6 | 30 |
| Allowable power dissipation | Pd max | $\mathrm{Ta} \leq 65^{\circ} \mathrm{C}$ | mA |  |
| Operating temperature | Topr |  | -10 to +65 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | Tstg |  | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |

Operating Conditions at $\mathrm{Ta}=25^{\circ} \mathrm{C}$

| Parameter | Symbol | Conditions | Ratings | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Recommended supply voltage | V2 |  | 7.6 | V |
|  | V17 |  | 7.6 | V |
|  | V32 |  | 7.6 | V |
|  | V60 |  | 7.6 | V |
| Recommended supply current | 124 |  | 24 | mA |
| Operating supply voltage range | V2 op |  | 7.3 to 7.9 | V |
|  | V17 op |  | 7.3 to 7.9 | V |
|  | V32 op |  | 7.3 to 7.9 | V |
|  | V60 op |  | 7.3 to 7.9 | V |
| Operating supply current range | 124 op |  | 20 to 30 | mA |

## Functional Description

<VIF/SIF Functions>
In addition to a PLL synchronous detection system, the IF block also adopts a split system in which the VIF signal and the SIF signal are processed separately.

- Low-level VCO

The LA7615 achieves a significant reduction in beat generation due to interference by lowering the VCO oscillator level from that used in earlier ICs.

- Adjustment-free VCO coil implemented using bus control

By compensating for manufacturing variations in the VCO coil using bus control, the LA7615 eliminates coil adjustment from the manufacturing line.

- Built-in 4.5 MHz trap

The LA7615 incorporates an on-chip trap that also provides a video equalizer function. Thus the number of external trap, inductor, and capacitor components is reduced.

- Built-in SIF FM detector: 4.5 MHz quadrature detection
- The video signal and FM demodulated signal levels can be controlled from the serial bus.

The improved precision associated with controlling the output level over the serial bus makes it easier to design the interface with the following stage.

- Built-in buzz canceler

Allows high performance to be maintained even during stereo reception.

- Built-in video switch (INT/EXT(AUX) switching circuit)

Built-in AUX input switching circuit means that the dedicated switching ICs required can be reduced. Also, the ability to control this switch from the serial bus makes it easier to design the peripheral wiring pattern.

- Dedicated IF video signal output pin

The provision of this pin makes it easier to design end products that support PIP and similar features.

## <Luminance and Chrominance Circuits>

These blocks have been designed to minimize the use of external components as much as possible. The filter circuits are now integrated on the same chip, and not only the adjustment circuits, but also the function selection and characteristics modifications functions can be controlled over the serial bus. As a result, basically all the signal processing from input to output can be performed with only the addition of the chrominance circuit VCO crystal and the APC filter circuit.

Furthermore, this IC also supports high image quality systems and responds to needs from a diverse range of end products.

- Two independent inputs for the luminance and chrominance signals and switching between the Y1/C1 and Y2/C2 inputs
- Video muting on/off switch
- Built-in filters (The filter f0 adjustment function can be used to select the filter characteristics.)

Chrominance system: Bandpass filter (symmetric and asymmetric types)
Luminance system: Color trap and delay line
<f0 Mode Selection>

| Mode f0 $=$ | Y signal |  | Chroma signal |  |
| :---: | :---: | :---: | :---: | :---: |
|  | Trap f0 | *Total delay | BPF | *Total 500 ns delay |
| 0 | 3.58 MHz | 500 ns | Asymmetric (peaking type) | 515 ns |
| 1 | 4.2 MHz | 510 ns | Symmetric | 535 ns |
| 2 | 5.0 MHz | 520 ns |  |  |
| 3 | 10.0 MHz | 265 ns | Bypass | 265 ns |

*: Reference values

## <Luminance System Circuit>

- Built-in high image quality variable-type luminance system filter (color trap and delay line)

Luminance filter mode selection (f0 adjustment)
Four modes are provided: 3.58 MHz trap, 4.2 MHz trap, 5.0 MHz wide, and 10.0 MHz high band.

- Peaking (sharpness) control

Aperture type control implemented using the delay line
The emphasis frequency is automatically selected according to the f0 mode using the delay line.
One of the four frequencies $2.2,2.6,3.0$, or 4.9 MHz is emphasized according to which of the f0 modes $(3.58 \mathrm{MHz}$ trap, 4.2 MHz trap, 5.0 MHz wide, or 10.0 MHz high band) is used.

- Adaptive coring

For low-level signals, the above peaking is suppressed to reduce the image contamination due to that peaking.
The coring level is automatically adjusted according to the amplitude of the input signal.

- Black stretch circuit: Can be turned on or off under control of the serial bus interface.
- SYO (Selected luminance (Y) output)

One of the Y1/Y2 inputs is selected, and that input signal is output as the sync separator circuit signal directly. However, the DC level of that signal is clamped at $1 / 2$ VCC.
Also, this signal can be used for closed captions or as a velocity modulation.

- Support for analog/digital OSD

Amplitude level limiting is applied to digital input signals internally to the IC.

- Contrast and brightness controls
- ABL (automatic beam limiter)

Three-pin system (IB IN, BRT ABL FILT, and CONTRAST ABL FILT pins), mode switching under control of serial bus data.

- R, G, and B output drive and bias adjustments
- Sub-bias (brightness) control

The DC level of each of the R, G, and B signals can be adjusted over a 4-step (2-bit) range.

## <Chrominance Circuit>

- Built-in chrominance bandpass filter

Chrominance system filter mode selection: bandpass filter peaking/symmetric type selection and chrominance bandpass filter bypass on/off setting

- Auto Flesh: Flesh tone correction (on/off)
- Overload (on/off)

Limits the saturation of the color when the ratio of the burst and color signals is large, i.e. when the color is highly saturated.

- Color phase and saturation controls
- Demodulation angle: $104^{\circ}$
<Deflection Circuits>
Dedicated sync separator circuit input pin
The horizontal deflection circuit adopts a dual AFC circuit, and the horizontal oscillator uses the $32 \mathrm{fH}(503 \mathrm{kHz}$ ) pulse signal as the horizontal decrement counter clock.
The following are the main settings for the horizontal output system that can be controlled over the serial bus interface. These settings support even more efficient end product design.
- AFC gain (first loop gain control)
- APC gain (second loop gain control)
- Horizontal duty cycle
- Horizontal phase
*: The vertical deflection circuit adopts a decrement counter system, and provides constantly adjustment-free and stable vertical synchronization for any type of signal, from TV on air, to weak reception conditions, to VCR signals. Furthermore, this circuit uses an internal capacitor to implement a ramp generator, and allows the corrections described later in this document to be applied to correct image distortion and other problems due to manufacturing variations in the TV tube itself.


## <Horizontal Circuit Functions>

- High-stability adjustment-free horizontal oscillator that uses a ceramic oscillator element
- Dual AFC circuit
- Multi-mode control of the AFC gain (first loop gain)
- Horizontal duty and phase controls
- Geometrical distortion correction: East-west DC (horizontal size)

East-west amplitude (horizontal pin-cushion distortion correction)
Corner pin
East-west corner 1
East-west corner 2
Tilt adjustment

- Sync killer


## <Vertical Circuit Functions>

- Forcible non-standard mode support (standard mode: 262.5 H )
- Vertical size/linearity and vertical DC (vertical position) adjustments, vertical S-curve correction
- V-comp adjustment (Corrects for changes in the vertical size due to variations in the luminance.)
- Vertical killer
<Power System>
PWM circuits have come to be widely used in TV set power supplies in recent years. This IC integrates parts of the power supply circuit (the pulse generator and its control system) and allows the supply voltage (high B) to be adjusted over the serial bus.

LA7615
Bus Control

| General Functions |  |
| :---: | :---: |
| ON/OFF SW | 1 bit |
| Video muting switch | 1 bit |
| VIF/SIF |  |
| Video signal switching | 1 bit |
| RF AGC delay | 6 bits |
| IF AGC SW | 1 bit |
| PLL tuning | 7 bits |
| APC detector adjustment | 6 bits |
| AFT defeat switch | 1 bit |
| Noise inverter defeat switch | 1 bit |
| Video level | 3 bits |
| Sound 4.5 MHz trap | 4 bits |
| FM level | 4 bits |
| F0 fast (FM detection speed) | 1 bit |
| Luminance/Chrominance Systems |  |
| Y/C input selection (one of two inputs) switch | 1 bit |
| Luminance (Y) F0 adjustment (filter control) | 2 bits |
| Chrominance signal bandpass filter mode switch | 1 bit |
| Chrominance signal bandpass filter bypass switch | 1 bit |
| Black stretch on/off switch | 1 bit |
| Peaking (sharpness) control | 5 bits |
| Coring on/off switch | 1 bit |
| Auro flesh on/off | 1 bit |
| Overload switch | 1 bit |
| Contrast control | 6 bits |
| Brightness control | 6 bits |
| Tint control | 7 bits |
| Saturation control | 7 bits |
| RGB bias adjustment | 6 bits each |
| RGB bias adjustment | 7 bits each |
| Sub-brightness control | 2 bits each |
| Brightness ABL operating point control | 3 bits |
| Brightness ABL mode defeat switch | 1 bit each |
| Emergency ABL defeat switch | 1 bit |
| Deflection System |  |
| AFC gain (sync killer) | 2 bits |
| APC gain | 2 bits |
| Horizontal duty adjustment | 2 bits |
| Horizontal phase adjustment | 4 bits |
| Geometrical distortion correction |  |
| EAST-WEST DC | 5 bits |
| EAST-WEST AMPLITUDE | 4 bits |
| East-west corner 1/2 | 3 bits each |
| Tilt adjustment | 4 bits |
| Vertical linearity adjustment | 4 bits |
| Vertical S-curve correction | 4 bits |
| Vertical size adjustment | 7 bits |
| Vertical DC adjustment | 6 bits |
| Standard/nonstandard mode switch | 1 bit |
| VERTICAL KILL | 1 bit |
| V-COMP adjustment | 3 bits |
| DAC REF. (+B TRIM) | 4 bits |
| Others: Status Register |  |
| POWER ON RESET | 1 bit |
| X-ray protection switch | 1 bit |
| Horizontal lock detection | 1 bit |
| AFT and RF AGC status discrimination | 2 bits each |


East-west corner 1

## Bus ：Control Register Bit Allocation Map

## Control Register Bit Allocations

| IC address |  | $\begin{gathered} \text { Sub address } \\ \hline \neq \text { Add7 } \rightarrow \text { Add0 } \end{gathered}$ |  | $\begin{aligned} & \hline \text { MSB } \\ & \hline \text { Bit } 7 \end{aligned}$ | Data bits |  |  |  |  |  | LSB |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IC Add7 $\rightarrow$ Add0 |  |  |  | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| 1011 | 1010 | 0000 | 0000 |  | 1 |  |  | On／Off |  | Video mute | AFC gain／sync kill |  |
|  |  |  |  |  |  |  |  |  | （b1） |  | （b0） |
|  |  |  | 0001 | 1 |  | APC gain |  | B＋trim |  |  |  |
|  |  |  |  |  |  | （b1） | （b0） | （b3） | （b2） | （b1） | （b0） |
|  |  |  | 0010 | 1 |  | Hor duty cycle |  | Horizontal phase |  |  |  |
|  |  |  |  |  |  | （b1） | （b0） | （b3） | （b2） | （b1） | （b0） |
|  |  |  | 0011 | 1 |  | RF AGC delay |  |  |  |  |  |
|  |  |  |  |  |  | （b5） | （b4） | （b3） | （b2） | （b1） | （b0） |
|  |  |  | 0100 | 1 | IF AGC | AFT <br> defeat | FM level |  |  |  |  |
|  |  |  |  |  | defeat |  | （b4） | （b3） | （b2） | （b1） | （b0） |
|  |  |  | 0101 | 1 | VCO free running |  |  |  |  |  |  |
|  |  |  |  |  | （b6） | （b5） | （b4） | （b3） | （b2） | （b1） | （b0） |
|  |  |  | 0110 | 1 | 4．5 MHz trap |  |  |  |  |  |  |
|  |  |  |  |  | （b3） | （b2） | （b1） | （b0） | （b2） | （b1） | （b0） |
|  |  |  | 0111 | 1 | Video | IF APC offset adjust． |  |  |  |  |  |
|  |  |  |  |  | switch | （b5） | （b4） | （b3） | （b2） | （b1） | （b0） |
|  |  |  | 1000 | 1 | Vertical | Vertical DC |  |  |  |  |  |
|  |  |  |  |  |  | （b5） | （b4） | （b3） | （b2） | （b1） | （b0） |
|  |  |  | 1001 | 1 | Countdown mode |  | East－west DC |  |  |  |  |
|  |  |  |  |  | （b1） | （b0） | （b4） | （b3） | （b2） | （b1） | （b0） |
|  |  |  | 1010 | 1 |  |  |  | East－west amp |  |  |  |
|  |  |  |  |  |  |  |  | （b3） | （b2） | （b1） | （b0） |
|  |  |  | 1011 | 1 | Vertical comp． |  |  | East－west tilt |  |  |  |
|  |  |  |  |  | （b2） | （b1） | （b0） | （b3） | （b2） | （b1） | （b0） |
|  |  |  | 1100 | 1 | Vertical size |  |  |  |  |  |  |
|  |  |  |  |  | （b6） | （b5） | （b4） | （b3） | （b2） | （b1） | （b0） |
|  |  |  | 1101 | 1 |  |  |  | Vertical linearity |  |  |  |
|  |  |  |  |  |  |  |  | （b3） | （b2） | （b1） | （b0） |
|  |  |  | 1110 | 1 |  |  | FM mode switch | Vertical S－correction |  |  |  |
|  |  |  |  |  |  |  |  | （b3） | （b2） | （b1） | （b0） |
|  |  |  | 1111 | 1 |  | East－west bottom corner |  |  | East－west top corner |  |  |
|  |  |  |  |  |  | （b2） | （b1） | （b0） | （b2） | （b1） | （b0） |

Bus: Control Register Bit Allocation Map
Control Register Bit Allocations (cont)

| $\frac{\text { IC address }}{\text { IC Add7 } \rightarrow 0}$ |  | $\begin{gathered} \text { Sub address } \\ \hline \text { Add7 } \rightarrow \text { Add0 } \end{gathered}$ |  | $\frac{\text { MSB }}{\frac{\text { Bit } 7}{}}$ | Data bits |  |  |  |  |  | $\begin{aligned} & \text { LSB } \\ & \hline \text { Bit } 0 \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Bit 6 | Bit 5 |  | Bit 4 | Bit 3 | Bit 2 | Bit 1 |  |
| 1011 | 1010 |  |  | 0001 | 0000 | 1 | Red bias |  |  |  |  |  |  |
|  |  | (b6) | (b5) |  |  |  | (b4) | (b3) | (b2) | (b1) | (b0) |
|  |  | $0001$ | 1 |  | Green bias |  |  |  |  |  |  |
|  |  |  |  |  | (b6) | (b5) | (b4) | (b3) | (b2) | (b1) | (b0) |
|  |  | 0010 | 1 |  | Blue bias |  |  |  |  |  |  |
|  |  |  |  |  | (b6) | (b5) | (b4) | (b3) | (b2) | (b1) | (b0) |
|  |  | 0011 | 1 |  |  | Red drive |  |  |  |  |  |
|  |  |  |  |  |  | (b5) | (b4) | (b3) | (b2) | (b1) | (b0) |
|  |  | 0100 | 1 |  |  | Green drive |  |  |  |  |  |
|  |  |  |  |  |  | (b5) | (b4) | (b3) | (b2) | (b1) | (b0) |
|  |  | 0101 | 1 |  |  | Blue drive |  |  |  |  |  |
|  |  |  |  |  |  | (b5) | (b4) | (b3) | (b2) | (b1) | (b0) |
|  |  | 0110 | 1 |  | Blue sub bias |  | Red sub bias |  | Green sub bias |  | $\begin{gathered} \hline \mathrm{Y} / \mathrm{C} \\ \text { switch } \end{gathered}$ |
|  |  |  |  |  | (b1) | (b0) | (b1) | (b0) | (b1) | (b0) |  |
|  |  | 0111 | 1 |  |  | Brightness control |  |  |  |  |  |
|  |  |  |  |  |  | (b5) | (b4) | (b3) | (b2) | (b1) | (b0) |
|  |  | 1000 | 1 |  |  | Pix control |  |  |  |  |  |
|  |  |  |  |  |  | (b5) | (b4) | (b3) | (b2) | (b1) | (b0) |
|  |  | 1001 | 1 |  |  | Coring switch | Peaking control |  |  |  |  |
|  |  |  |  |  |  |  | (b4) | (b3) | (b2) | (b1) | (b0) |
|  |  | 1010 | 1 |  |  | F0 select |  | Chroma BPF | Auto flesh | Chrom bypass | Over <br> load |
|  |  |  |  |  |  | (b1) | (b0) |  |  |  |  |
|  |  | 1011 | 1 |  | Tint control |  |  |  |  |  |  |
|  |  |  |  |  | (b6) | (b5) | (b4) | (b3) | (b2) | (b1) | (b0) |
|  |  | 1100 | 1 |  | Color control |  |  |  |  |  |  |
|  |  |  |  |  | (b6) | (b5) | (b4) | (b3) | (b2) | (b1) | (b0) |
|  |  | 1101 | 1 |  |  | ABL defeat | Mid Stp defeat | EMG <br> defeat | Bright ABL threshold |  |  |
|  |  |  |  |  |  |  |  |  | (b2) | (b1) | (b0) |
|  |  | 1110 | 1 |  | Test register 1 |  |  |  | Test register 2 |  |  |
|  |  |  |  |  | (b3) | (b2) | (b1) | (b0) | (b2) | (b1) | (b0) |
|  |  | 1111 | 1 |  | Test regster 3 |  |  |  | Black Stretch defeat | Blanking defeat | Reserved |
|  |  |  |  |  | (b3) | (b2) | (b1) | (b0) |  |  |  |

Bits are transmitted in this order

Table 8 : Status Register Bit Allocation Map
Status Register Bit Allocations

| IC address |  | Sub address |  | MSB |  |  |  | Data bits |  |  | LSB |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IC Add7 $\rightarrow$ Add0 |  | Add7 $\rightarrow$ Add0 |  | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| 1011 | 1010 | 0001 | 0000 | Pon | XRay | Horiz <br> lock | On/off | AFT status |  | RF AGC |  |
|  |  |  | 0001 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

LA7615
Bus : Control Register Truth Table
Control Register Truth Table

| Register | 0 HEX | 1 HEX | 2 HEX | 3 HEX |
| :---: | :---: | :---: | :---: | :---: |
| On/off | Off | On | na | na |
| Video mute | Active | Mute | na | na |
| AFC gain/sync Kill | Sync Kill | Low gain (auto mode) | Mid gain | High gain |
| BNI defeat | Enable BNI | Defeat | na | na |
| IF AGC defeat | Enable AGC | Defeat | na | na |
| AFT defeat | Enable AFT | Defeat | na | na |
| Video switch | IF video | Aux video | na | na |
| Vertical Kill | Vertical active | Vertical Killed | na | na |
| Countdown mode | Standard | Non-standard | 50 Hz | 48 Hz |
| FM mode switch | Normal | Fast | na | na |
| Y/C switch | Y1/C1 IN | Y2/C2 IN | na | na |
| Coring switch | Defeat | Enable | na | na |
| F0 select | 3.58 Trap | 4.20 Trap | 5.00 APF | 10.0 APF |
| Chrom BPF | Symmetrical | Peaker | na | na |
| Autoflesh | Off | On | na | na |
| Chroma bypass | BPF | Bypass | na | na |
| Over load | Off | Active | na | na |
| Bright ABL defeat | Enable | Defeat | na | na |
| Bright mid stop defeat | Enable | Defeat | na | na |
| Emergency ABL defeat | Enable | Defeat | na | na |
| Black Str defeat | Enable | Defeat | na | na |
| Blanking defeat | Enable | Defeat | na | na |

## Bus : Status Register Truth Table

Status Register Truth Table

| Register | 0 HEX | 1 HEX | 2 HEX | 3 HEX |
| :--- | :---: | :---: | :---: | :---: |
| POR | Inactive | Low standby detected | na | na |
| XRP | Inactive | XRP fault detected | na | na |
| Horizontal lock | Locked | Unlocked | na | na |
| On/off | Off | On | na | na |
| AFT | IF frequency in high | IF frequency in range | na | IF frequency is low |
| RF AGC | RF AGC voltage is Low. | RF AGC voltage is in range. | na | RF AGC voltage is High. |

LA7615

Initial Condition

| Function |  |
| :---: | :---: |
| On/off | 1 HEX |
| Video mute | 0 HEX |
| AFC gain \& sync Kill | 1 HEX |
| APC gain | 3 HEX |
| B+ trim | 8 HEX |
| Horizontal duty | 1 HEX |
| Horizontal phase | 8 HEX |
| BNI defeat | 0 HEX |
| RF AGC delay | 20 HEX |
| IF AGC defeat | 0 HEX |
| AFT defeat | 0 HEX |
| FM level | 10 HEX |
| IF VCO free running | 40 HEX |
| 4.5 trap | 8 HEX |
| Video level | 4 HEX |
| Video switch | 0 HEX |
| IF APC offset | 20 HEX |
| Vertical Kill | 0 HEX |
| Vertical DC | 20 HEX |
| Countdown mode | 0 HEX |
| East/west DC | 10 HEX |
| East/west amplitude | 8 HEX |
| Vertical comp. | 0 HEX |
| East/west tilt | 8 HEX |
| Vertical size | 40 HEX |
| Vertical linearity | 8 HEX |
| FM mode switch | 0 HEX |
| Vertical S-correction | 8 HEX |
| East/west bottom | 0 HEX |
| East/west top corner | 0 HEX |
| Red bias | 00 HEX |
| Green bias | 00 HEX |
| Blue bias | 00 HEX |
| Red drive | 3F HEX |
| Green drive | 3F HEX |
| Blue drive | 3F HEX |
| Blue sub bias | 2 HEX |
| Red sub bias1 | 2 HEX |
| Green sub bias | 2 HEX |
| Y/C switch | 0 HEX |
| Brightness control | 20 HEX |
| Pix control | 20 HEX |
| Coring switch | 0 HEX |
| Peaking control | 00 HEX |
| F0 select | 1 HEX |
| Chroma BPF | 0 HEX |
| Autoflesh | 0 HEX |
| Chroma bypass | 0 HEX |
| Over load | 0 HEX |
| Tint control | 40 HEX |
| Color control | 40 HEX |
| Bright ABL defeat | 0 HEX |
| Bright mid stop | 0 HEX |
| Emergency ABL defeat | 0 HEX |
| Bright ABL threshold | 0 HEX |
| Test registers 1, 2, 3 | 0 HEX |
| Black strech defeat | 1 HEX |
| Blanking defeat | 0 HEX |

Power Up Sequence <Reference>


LA7615

Electrical Characteristics at $\mathbf{T a}=25^{\circ} \mathrm{C}, \mathbf{V}_{\mathbf{C C}}=\mathrm{V} 2=\mathrm{V} 17=\mathrm{V} 32=\mathrm{V} 60=7.6 \mathrm{~V}, \mathrm{I}_{\mathrm{CC}}=\mathbf{I} \mathbf{2 4}=\mathbf{2 4} \mathrm{mA}$

| Parameter | Symbol | Conditions | Ratings |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | min | typ | max |  |
| [Circuit Voltages and Currents] |  |  |  |  |  |  |
| Horizontal supply voltage | $\mathrm{HV}_{\mathrm{CC}}$ |  | 7.2 | 7.6 | 8 | V |
| IF power supplly current (V2) | 12 ( $\mathrm{IFI}_{\mathrm{CC}}$ ) | IF AGC : 5 V | 28 | 43 | 58 | mA |
| Vertical supply current (V17) | 117 (DEFICC) |  | 10 | 13 | 16 | mA |
| Video/chrominance supply current (V32) | 132 ( $\mathrm{YCl}_{\mathrm{Cc}}$ ) |  | 65 | 85 | 105 | mA |
| FM supply current (V60) | 160 (FMICC) |  | 5.5 | 8.5 | 11.5 | mA |
| [VIF Block] |  |  |  |  |  |  |
| No signal AFT output voltage | V14 | With no input signal | 2.8 | 3.8 | 4.8 | Vdc |
| No signal video output voltage | V53 | With no input signal | 4.7 | 4.9 | 5.1 | Vdc |
| APC pull-in range (U) | ${ }_{\text {f }}$ | After APC, PLL, and D/A converter adjustment | 1 |  |  | MHz |
| APC pull-in range (L) | ${ }_{\text {f }}$ L | After APC, PLL, and D/A converter adjustment | 1 |  |  | MHz |
| Maximum RF AGC voltage | $\mathrm{V}_{4} \mathrm{H}$ | $C W=91 \mathrm{~dB} \mu, \mathrm{DAC}=0$ | 7.7 | 8.2 | 9.0 | Vdc |
| Minimum RF AGC voltage | $\mathrm{V}_{4 \mathrm{~L}}$ | CW $=91 \mathrm{~dB} \mu, \mathrm{DAC}=63$ | 0 | 0.2 | 0.4 | Vdc |
| RF AGC Delay Pt (@DAC = 0) | $R F_{\text {AGC0 }}$ | DAC $=0$ | 96 |  |  | dB $\mu$ |
| RF AGC Delay Pt (@DAC = 63) | $\mathrm{RF}_{\text {AGC63 }}$ | DAC $=63$ |  |  | 86 | dB $\mu$ |
| Maximum AFT output voltage | $\mathrm{V}_{14 \mathrm{H}}$ | $C W=93 \mathrm{~dB} \mu$, frequency change | 6.2 | 6.5 | 7.6 | Vdc |
| Minimum AFT output voltage | $\mathrm{V}_{14 \mathrm{~L}}$ | CW $=93 \mathrm{~dB} \mu$, frequency change | 0.5 | 0.9 | 1.2 | Vdc |
| AFT detection sensitivity | Sf | $C W=93 \mathrm{~dB} \mu$, frequency change | 33 | 25 | 17 | $\mathrm{mV} / \mathrm{kHz}$ |
| 4.5 MHz attenuation | $\mathrm{T}_{\text {RAP }}$ | V100 kHz/V4.5 MHz |  | -35 | -32 | dB |
| Video output amplitude | $\mathrm{V}_{0} 53$ | $93 \mathrm{~dB} \mu, 87.5 \%$ Video MOD | 1.8 | 2 | 2.2 | Vp-p |
| Synchronizing signal tip level | V53TIP | $93 \mathrm{~dB} \mu, 87.5 \%$ Video MOD | 2.4 | 2.6 | 2.8 | Vdc |
| Input sensitivity | $\mathrm{V}_{\text {IN }}$ | Output -3 dB |  | 43 | 46 | dB $\mu$ |
| Vide/sync ratio (@100 dB $\mu$ ) | V/S | $100 \mathrm{~dB} \mu, 87.5 \%$ Video MOD | 2.4 | 2.5 | 3 |  |
| Differential gain | DG | $93 \mathrm{~dB} \mu, 87.5 \%$ Video MOD |  | 2 | 10 | \% |
| Differential phase | DP | $93 \mathrm{~dB} \mu, 87.5 \%$ Video MOD |  | 2 | 10 | deg |
| Video signal-to-noise ratio | S/N | CW $=93 \mathrm{~dB} \mu$ | 55 | 58 |  | dB |
| 920 kHz beat level | 1920 | V3.58 MHz/V920 kHz |  | -57 | -50 | dB |
| [SIF Block] |  |  |  |  |  |  |
| [1st.SIF] |  |  |  |  |  |  |
| 4.5 MHz conversion gain | SGG |  | 21 | 26 | 31 | dB |
| 4.5 MHz output level | $\mathrm{SV}_{\mathrm{O}}$ |  | 91 | 96 | 101 | dB |
| First SIF maximum input | $\mathrm{SV}_{\mathrm{M}}$ |  | -1 | 0 | +1 | dB |
| [SIF Block] |  |  |  |  |  |  |
| FM detection output voltage | SomadJ |  | 414 | 424 | 434 | mVrms |
| FM limiting sensitivity | $\mathrm{S}_{\text {LS }}$ |  |  |  | 50 | dB $\mu$ |
| FM detector output bandwidth | $\mathrm{S}_{\mathrm{F}}$ |  | 50 |  | 100k | Hz |
| FM detector output distortion | $S_{\text {THD }}$ |  |  |  | 1 | \% |
| AM rejection ratio | $S_{\text {AMR }}$ |  | 40 |  |  | dB |
| SIF. Signal-to-noise ratio | $S_{S N}$ |  | 74 |  |  | dB |
| [Chrominance Block] |  |  |  |  |  |  |
| ACC amplitude characteristics 1 | $\mathrm{ACC}_{\mathrm{M}} 1$ | Input: $+6 \mathrm{~dB} / 0 \mathrm{~dB}, 0 \mathrm{~dB}=40$ IRE | 0.8 | 1.0 | 1.2 | times |
| ACC amplitude characteristics 2 | $\mathrm{ACC}_{\mathrm{M}}{ }^{2}$ | Input: -14 dB/0 dB | 0.8 | 1.0 | 1.1 | times |
| B-Y/Y amplitude ratio | $\mathrm{CLR}_{\mathrm{BY}}$ |  | 75 | 100 | 120 | \% |
| Color control characteristics 1 | $\mathrm{CLR}_{\text {MN }}$ | Color: max/normal | 1.7 | 2.0 | 2.3 | times |
| Color control characteristics 2 | $\mathrm{CLR}_{\text {MN }}$ | Color: max/min | 33 | 40 | 50 | dB |
| Color control sensitivity | $\mathrm{CLR}_{\text {SE }}$ |  | 1 | 2 | 4 | \%/bit |
| Tint center | TIN ${ }_{\text {CEN }}$ | TINT NOM | -10 |  | +5 | deg |
| Tint control max | $\mathrm{TIN}_{\text {MAX }}$ | TINT max | 30 | 45 | 60 | deg |
| Tint control min | TIN ${ }_{\text {MIN }}$ | TINT min | -60 | -45 | -30 | deg |
| Tint control sensitivity | $\mathrm{TIN}_{\text {SE }}$ |  | 0.7 |  | 2.0 | deg/bit |
| Demodulated output ratio: B-Y/R-Y | BR |  | 1.06 | 1.19 | 1.32 |  |
| Demodulated output ratio: G-Y/R-Y | GR |  | 0.34 | 0.40 | 0.46 |  |
| Continued on next page. |  |  |  |  |  |  |

LA7615

Continued from preceding page.

| Parameter | Symbol | Conditions | Ratings |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | min | typ | max |  |
| Demodulation angle B-Y/R-Y | $\mathrm{AN}_{\mathrm{GBR}}$ |  | 99 | 104 | 109 | deg |
| Demodulation angle G-Y/R-Y | ANGGR |  | -146 | -136 | -127 | deg |
| Killer operating point | KILL | $0 \mathrm{~dB}=40 \mathrm{IRE}$ | -32 | -26 | -22 | dB |
| Chrominance $\mathrm{V}_{\mathrm{CO}}$ free-running frequency | $\mathrm{CV}_{\mathrm{CO}} \mathrm{F}$ | Deviation from 3.579545 MHz | -250 |  | +250 | Hz |
| Chrominance pull-in range (+) | PUL ${ }_{\text {N }+}$ |  | 350 |  |  | Hz |
| Chrominance pull-in range (-) | PUL ${ }_{\text {IN- }}$ |  |  |  | -350 | Hz |
| Auto Flesh characteristics: $73^{\circ}$ | $\mathrm{AF}_{073}$ |  | 8 | 20 | 30 | deg |
| Auto Flesh characteristics: $118^{\circ}$ | $\mathrm{AF}_{118}$ |  | -7 | 0 | +7 | deg |
| Auto Flesh characteristics: $163^{\circ}$ | $\mathrm{AF}_{163}$ |  | -30 | -20 | -8 | deg |
| Overload characteristics 1 | OVL1 |  | 3.2 |  | 4.7 |  |
| Overload characteristics 2 | OVL2 |  | 4.2 |  | 6.8 |  |
| Overload characteristics 3 | OVL3 |  | 4.5 |  | 8.5 |  |
| [Chrominance Bandpass Filter Block] |  |  |  |  |  |  |
| Peaking amplitude characteristics: 3.08 MHz | $\mathrm{C}_{\text {PE308 }}$ | Referenced to 3.48 MHz | -5 | -3 | -1 | dB |
| Peaking amplitude characteristics: $3.88 / 3.28 \mathrm{MHz}$ | $\mathrm{C}_{\text {PE }}$ | Referenced to 3.28 MHz | -0.5 | +1.5 | +3.5 | dB |
| Peaking amplitude characteristics: $4.08 / 3.08 \mathrm{MHz}$ | $\mathrm{C}_{\text {PE05 }}$ | Referenced to 3.08 MHz | -5.0 | 2.5 | -1 | dB |
| Bandpass amplitude characteristics: 3.08 MHz | $\mathrm{C}_{\mathrm{BP} 308}$ | Referenced to 3.48 MHz | -5 | -3 | -1 | dB |
| Bandpass amplitude characteristics: $3.88 / 3.28 \mathrm{MHz}$ | $\mathrm{C}_{\mathrm{BP}}$ | Referenced to 3.28 MHz | -2 | 0 | +2 | dB |
| Bandpass amplitude characteristics: $4.08 / 3.08 \mathrm{MHz}$ | $\mathrm{C}_{\text {BP05 }}$ | Referenced to 3.08 MHz | -2.5 | 0 | +2.5 | dB |
| [Video Block] |  |  |  |  |  |  |
| Video overall gain (at maximum contrast) | CONT63 |  | 10 | 12 | 14 | dB |
| Contrast adjustment characteristics (normal/max) | CONT32 |  | -7.5 | -6.0 | -4.5 | dB |
| Contrast adjustment characteristics (min/max) | CONT0 |  | -15 | -12 | -9 | dB |
| Video frequency characteristics: $\mathrm{f0}=3$ | $\mathrm{Y}_{\mathrm{f03}}$ |  | -6.0 | -3.5 | 0.0 | dB |
| Chrominance trap level: f0 = 0 | $\mathrm{C}_{\text {trap }}$ |  |  | -23 | -15 | dB |
| DC restoration | $\mathrm{C}_{\text {lampG }}$ |  | 95 | 100 | 105 | \% |
| Luminance delay: $\mathrm{f0}=1$ | $Y_{\text {DLY }}$ |  | 480 | 505 | 530 | ns |
| Maximum black stretch gain | BKSTmax |  | 12 | 16 | 20 | IRE |
| Black stretch threshold (40 IRE $\Delta$ black) | $\mathrm{BKST}_{\text {TH }}$ |  | -2 | 0 | +2 | IRE |
| Sharpness variation range (normal) | Sharp16 |  | 4 | 6 | 8 | dB |
| (max) | Shaprp31 |  | 9.0 | 11.5 | 14.0 | dB |
| (min) | Shapr0 |  | -6.0 | -3.5 | -1.0 | dB |
| Horizontal/vertical blanking output level | $\mathrm{RGB}_{\text {BLK }}$ |  | 1.4 | 1.7 | 2.0 | V |
| [OSD Block] |  |  |  |  |  |  |
| OSD fast switch threshold | FS ${ }_{\text {TH }}$ |  | 1.7 | 1.9 | 2.2 | V |
| RGB output level: red | ROSDH |  | 120 | 165 | 200 | IRE |
| RGB output level: green | Gosdh |  | 70 | 120 | 140 | IRE |
| RGB output level: blue | BoSDH |  | 85 | 120 | 155 | IRE |
| Analog OSD output level | $\mathrm{R}_{\text {RGB }}$ |  | 1.12 | 1.4 | 1.68 | Ratio |
| Gain matching Linearity | $\mathrm{LR}_{\text {RGB }}$ |  | 45 | 50 | 60 | \% |

Continued on next page.

LA7615

Continued from preceding page.

| Parameter | Symbol | Conditions | Ratings |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | min | typ | max |  |
| Analog OSD green output level | $\mathrm{G}_{\mathrm{RGB}}$ |  | 0.8 | 1.0 | 1.2 | Ratio |
| Gain matching Linearity | LGGGB |  | 45 | 50 | 60 | \% |
| Analog OSD blue output level | $\mathrm{B}_{\text {RGB }}$ |  | 0.8 | 1.0 | 1.2 | Ratio |
| Gain matching Linearity | $L_{\text {RGB }}$ |  | 45 | 50 | 60 | \% |
| [RGB Output (cutoff and drive) Block] |  |  |  |  |  |  |
| Brightness control (normal) | BRT32 |  | 2.0 | 2.35 | 2.7 | V |
| High brightness (max) | BRT63 |  | 15 | 20 | 25 | IRE |
| Low brightness (min) | BRT60 |  | -25 | -20 | -5 | IRE |
| Cutoff control (min) | Vbias0 |  | 1.6 | 2.0 | 2.4 | V |
| (bias control) (max) | Vbias128 |  | 2.8 | 3.2 | 3.6 | V |
| Cutoff contrad Resolution | Vbiassns |  | 3 | 4 | 6 | $\mathrm{mV} / \mathrm{bit}$ |
| Sub-bias control resolution | Vsbiassns |  | 160 | 220 | 280 | $\mathrm{mV} / \mathrm{bit}$ |
| Drive adjustment: maximum output | RGBout63 |  | 2.4 | 3.0 | 3.6 | Vp-p |
| Output attenuation | RGBout0 |  | 7 | 9 | 11 | dB |
| [Deflection Block] |  |  |  |  |  |  |
| Sync separator circuit sensitivity | $\mathrm{S}_{\text {sync }}$ |  |  | 10 | 15 | IRE |
| Horizontal free-running frequency deviation | $\Delta^{\text {f }}$ H |  | 15.634 | 15.734 | 15.834 | kHz |
| Horizontal pull-in range | $\mathrm{f}_{\mathrm{H} \text { PULL }}$ |  | $\pm 400$ |  |  | Hz |
| Horizontal output pulse width @0 | Hduty0 | ON time, Hduty : 0 | 36.0 | 37.5 | 39.0 | $\mu \mathrm{s}$ |
| Horizontal output pulse width @1 | Hduty1 | ON time, Hduty : 1 | 34.3 | 35.8 | 37.5 | $\mu \mathrm{s}$ |
| Horizontal output pulse width @2 | Hduty2 | ON time, Hduty : 2 | 32.5 | 34.0 | 35.5 | $\mu \mathrm{s}$ |
| Horizontal output pulse width @3 | Hduty3 | ON time, Hduty : 3 | 30.5 | 32.0 | 33.5 | $\mu \mathrm{s}$ |
| Horizontal output pulse saturation voltage | $\mathrm{V}_{\mathrm{H}} \mathrm{sat}$ |  |  |  | 0.4 | V |
| Horizontal output pulse phase | HPH ${ }_{\text {CEN }}$ |  | 9.5 | 10.5 | 11.5 | $\mu \mathrm{s}$ |
| Horizontal position adjustment range | HPHrange | 4 bits |  | $\pm 2$ |  | $\mu \mathrm{s}$ |
| Horizontal position adjustment maximum variation | HPHstep |  |  |  | 350 | ns |
| X-ray protection circuit operating voltage | $V_{\text {XRAY }}$ |  | 2.7 | 3.0 | 3.3 | V |
| POR circuit operating voltage | $\mathrm{V}_{\text {POR }}$ |  | 5.5 | 6.3 | 6.7 | V |
| [Vertical Screen Size Adjustment] |  |  |  |  |  |  |
| Vertical ramp output amplitude @64 | Vsize64 | $\mathrm{V}_{\text {SIZE }}: 1000000$ | 1.44 | 1.74 | 2.04 | Vp-p |
| Vertical ramp output amplitude @0 | Vsize0 | $\mathrm{V}_{\text {SIZE }}: 0000000$ | 0.72 | 1.02 | 1.32 | Vp-p |
| Vertical ramp output amplitude @127 | Vsize127 | $\mathrm{V}_{\text {SIZE }}$ : 1111111 | 2.14 | 2.44 | 2.64 | Vp-p |
| [High Voltage Dependency Vertical Size Correction] |  |  |  |  |  |  |
| Vertical size correction @3 | Vsizecomp | $\mathrm{V}_{\text {COMP }}$ : 11 | 0.96 | 0.97 | 0.98 | ratio |
| [Vertical Screen Position Adjustment] |  |  |  |  |  |  |
| Vertical ramp DC voltage @32 | Vdc32 | $\mathrm{V}_{\text {DC }}: 1000000$ | 3.686 | 3.876 | 4.484 | Vdc |
| Vertical ramp DC voltage @0 | Vdc0 | $\mathrm{V}_{\text {DC }}: 0000000$ | 3.344 | 3.557 | 3.762 | Vdc |
| Vertical ramp DC voltage @63 | Vdc63 | $\mathrm{V}_{\text {DC }}: 1111111$ | 4.104 | 4.294 | 4.484 | Vdc |
| Vertical linearity @8 | Vlin8 | $\mathrm{V}_{\text {LIN }}: 1000$ | 0.93 | 0.985 | 1.04 | ratio |
| Vertical linearity @0 | Vlin0 | $\mathrm{V}_{\text {LIN }}: 0000$ | 0.77 | 0.84 | 0.92 | ratio |
| Vertical linearity @15 | Vlin15 | $\mathrm{V}_{\text {LIN }}: 1111$ | 1.13 | 1.18 | 1.25 | ratio |
| Vertical S-curve correction @8 | VScor8 | $\mathrm{V}_{\mathrm{S}}: 1000$ | 0.77 | 0.84 | 0.92 | ratio |
| Vertical S-curve correction @0 | VScor0 | $\mathrm{V}_{S}: 0000$ | 0.92 | 1.00 | 1.08 | ratio |
| Vertical S-curve correction @15 | VScor15 | $\mathrm{V}_{\mathrm{S}}: 1111$ | 0.62 | 0.72 | 0.78 | ratio |
| Continued on next page |  |  |  |  |  |  |

Continued from preceding page.

| Parameter | Symbol | Conditions | Ratings |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | min | typ | max |  |
| [Horizontal Size Adjustment] |  |  |  |  |  |  |
| East/west DC voltage @16 | EWdc16 | EW ${ }_{\text {DC }}$ : 10000 | 3.60 | 4.00 | 4.40 | Vdc |
| East/west DC voltage @0 | EWdc0 | $E W_{D C}$ : 00000 | 2.70 | 3.05 | 3.40 | Vdc |
| East/west DC voltage @31 | EWdc31 | EW ${ }_{\text {DC }}$ : 11111 | 4.80 | 5.10 | 5.40 | Vdc |
| [Pin cushion Distortion Correction] |  |  |  |  |  |  |
| East/west parabola amplitude @8 | EWamp8 | $\mathrm{EW}_{\text {AMP }}$ : 1000 | 0.58 | 0.73 | 0.88 | Vp-p |
| East/west parabola amplitude @0 | EWamp0 | EW ${ }_{\text {AMP }}$ : 0000 | 0.15 | 0.30 | 0.45 | Vp-p |
| East/west parabola amplitude @15 | EWamp15 | EW AMP $^{\text {: } 1111}$ | 0.95 | 1.15 | 1.35 | Vp-p |
| [Trapezoidal Distortion Correction] |  |  |  |  |  |  |
| East/west parabola tilt @8 | EWtilt4 | $\mathrm{EW}_{\text {TILT }}$ : 1000 | -0.14 | 0 | +0.14 | V |
| East/west parabola tilt @0 | EWtilt0 | EW TILT $^{\text {: } 0000}$ | -0.37 | -0.23 | -0.09 | V |
| East/west parabola tilt @15 | EWtilt7 | EW TILT $^{\text {: }} 1111$ | 0.09 | 0.23 | 0.37 | V |
| [Corner Distortion Correction] |  |  |  |  |  |  |
| East/west parabola corner, top | EWcorTOP | $\mathrm{COR}_{\text {TOP }}$ : 111-000 | 0.15 | 0.25 | 0.35 | V |
| East/west parabola corner, bottom | EWcorTOP | COR $_{\text {BOTtом }}$ : 111-000 | 0.15 | 0.25 | 0.35 | V |
| [Sandcastle Output] |  |  |  |  |  |  |
| Burst gate pulse peak value | $V_{\text {BGP }}$ |  | 5.0 | 5.7 | 6.5 | V |
| Burst gate pulse phase | Td ${ }_{\text {BGP }}$ |  | 4.6 | 5.1 | 5.6 | $\mu \mathrm{s}$ |
| Burst gate pulse width | PW ${ }_{\text {BGP }}$ |  | 2.35 | 2.85 | 3.35 | $\mu \mathrm{s}$ |
| Blanking pulse peak value | $\mathrm{V}_{\text {BLK }}$ |  | 3.4 | 3.9 | 4.4 | V |
| [D/A Converter Output] |  |  |  |  |  |  |
| Pin 30 D/A converter voltage @0 | $\mathrm{V}_{\text {DAC }} 0$ | +B TRIM : 0000 | 2.75 | 3.00 | 3.25 | V |
| Pin 30 D/A converter voltage @8 | $\mathrm{V}_{\mathrm{DAC}}{ }^{8}$ | +B TRIM : 1000 | 3.15 | 3.40 | 3.65 | V |
| Pin 30 D/A converter voltage @15 | $\mathrm{V}_{\text {DAC }} 15$ | +B TRIM : 1111 | 3.55 | 3.80 | 4.05 | V |

Circuit Voltage and Current Test Conditions at $\mathrm{Ta}=\mathbf{2 5}{ }^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathbf{2}}=\mathrm{V}_{\mathbf{1 7}}=\mathrm{V}_{\mathbf{3 2}}=\mathrm{V}_{\mathbf{6 0}}=\mathbf{7 . 6} \mathrm{V}, \mathrm{I}_{\mathrm{CC}}=\mathrm{I}_{\mathbf{2 4}}=\mathbf{2 4} \mathrm{mA}$

| Parameter | Symbol | Test point | Input signal | Test procedure | Bus condition |
| :---: | :---: | :---: | :---: | :---: | :---: |
| [Circuit Voltage and Current] |  |  |  |  |  |
| Horizontal supply voltage | $\mathrm{HV}_{\text {cc }}$ | (24) |  | Apply a $24-\mathrm{mA}$ current to pin 24 and measure the voltage on pin 24 at that time. | Initial |
| IF current drain (pin 2) | $\mathrm{I}_{2}\left(\mathrm{IFI}_{\mathrm{CC}}\right)$ | 2 | No signal | Apply 7.6 V to pin 2 and measure the DC current (in mA ) that flows into the IC. <br> (With 5 V applied to the IF AGC) | Initial |
| Vertical current drain (pin 17) | $\mathrm{I}_{17}\left(\mathrm{DEFI}_{\mathrm{Cc}}\right)$ | 17 |  | Apply 7.6 V to pin 17 and measure the DC current (in mA ) that flows into the IC. | Initial |
| Video, chrominance, current drain (pin 32) | $\mathrm{I}_{32}\left(\mathrm{YCV}_{\mathrm{CC}}\right)$ | 32 |  | Apply 7.6 V to pin 32 and measure the DC current (in mA ) that flows into the IC. | Initial |
| FM power supply current (pin 60) | $\mathrm{I}_{60}\left(\mathrm{FMV}_{\mathrm{CC}}\right)$ | 60 | No signal | Apply 7.6 V to pin 60 and measure the DC current (in mA ) that flows into the IC. | Initial |

## VIF Block - Input Signals and Test Conditions

1. All input signals are input to VIF IN in the test circuit diagram.
2. The input signal voltages are all taken to be the voltage at VIF IN in the test circuit diagram.
3. The signals and their levels are as follows.

Input signal
Input signal
4. Before testing, adjust the D/A converter in the order presented below.

| Parameter | Test point | Input signal | Adjustment |
| :--- | ---: | :--- | :--- |
| APC DAC | 14) | No signal, with pin 11 connected to ground | Set the pin 14 DC voltage to be as close to 3.8 V as possible. |
| PLL DAC | 14 | SG1, $93 \mathrm{~dB} \mu$ | Set the pin 14 DC voltage to be as close to 3.8 V as possible. |
| Video level DAC | 53 | SG7, $93 \mathrm{~dB} \mu$ | Set the pin 53 output level to be $2.0 \pm 0.2 \mathrm{Vpp}$. |
| Trap | 53 | SG6, $93 \mathrm{~dB} \mu$ | Lower the $\mathrm{D} / \mathrm{A}$ converter from its maximum (15) and set the circuit so that the <br> 4.5 MHz component is at least -32 dB below the 100 kHz component. |

(Test Conditions)

| Parameter | Symbol | Test point | Input signal | Test procedure |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## First SIF Block - Input Signals and Test Conditions

For each of the test items, set up the following conditions unless otherwise specified.

1. PIF.IN: $45.75 \mathrm{MHz}, 93 \mathrm{~dB} \mu, \mathrm{CW}$
2. Bus control conditions: Set the following 4 items to their adjusted values.
(See the VIF block test description for details on the adjustment procedure.)

- APC DET.ADJ
- PLL tuning
- 4.5 MHz trap
- Video level

3. Apply the input signal to the pin 12 , using a signal with a frequency of 41.25 MHz CW .

| Parameter | Symbol | Test point | Input signal | Test procedure | Bus condition |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 4.5 MHz conversion gain | $S_{G}$ | 59 | $60 \mathrm{~dB} \mu$ | Measure the pin 59 output 4.5 MHz component ( mV rms). Let SV1 be this measured value and perform the following calculation. $\mathrm{SC}_{\mathrm{G}}=20 \times \log (\mathrm{SV} 1 \times 1000)-60[\mathrm{~dB}]$ |  |
| 4.5 MHz output level | SVO | 59 | $88 \mathrm{~dB} \mu$ | Measure the pin 59 output 4.5 MHz component ( mV rms). Let SV2 be this measured value and perform the following calculation. $\mathrm{SC}_{\mathrm{O}}=20 \times \log (\mathrm{SV} 2 \times 1000)[\mathrm{dB}]$ |  |
| First SIF maximum input | $\mathrm{SV}_{\mathrm{M}}$ | $59$ | $96 \mathrm{~dB} \mu$ | Measure the pin 59 output 4.5 MHz component ( mV rms). Let SV3 be this measured value and perform the following calculation. $\mathrm{SC}_{\mathrm{M}}=20 \times \log (\mathrm{SV} 3 / \mathrm{SV} 1)[\mathrm{dB}]$ |  |

## SIF Block - Input Signals and Test Conditions

For each of the test items, set up the following conditions unless otherwise specified.

1. Connect pin 13 (SIF AGC) to ground.
2. Bus control conditions: IF.AGC. $\mathrm{SW}=1$.
3. $\mathrm{SW}: \mathrm{IF} 1=\mathrm{off}$
4. Apply the input signal to pin 61 . The carrier frequency should be 4.5 MHz .

| Parameter | Symbol | Test point | Input signal | Test procedure | Bus condition |
| :---: | :---: | :---: | :---: | :---: | :---: |
| FM detector output voltage | $\mathrm{SO}_{\text {ADJ }}$ | 5 | $\begin{aligned} & 90 \mathrm{~dB} \mu, \\ & \mathrm{fm}=1 \mathrm{kHz}, \\ & \mathrm{FM}= \pm 25 \mathrm{kHz} \end{aligned}$ | Adjust the D/A converter (FM.LEVEL) so that the pin 5 FM detector output 1 kHz component is as close to 424 mV rms as possible. Measure the output ( mV rms) at that time. <br> Let SV1 be the measured value at this time. |  |
| FM limiting sensitivity | SLS | 5 | $\begin{aligned} & \mathrm{fm}=1 \mathrm{kHz}, \\ & \mathrm{FM}= \pm 25 \mathrm{kHz} \end{aligned}$ | Determine the input level ( $\mathrm{dB} \mu$ ) such that the pin 5 FM detector output 1 kHz component is down -3 dB from SV1. | FM.LEVEL = adjusted value. |
| FM detector output bandwidth | SF | 5 | $\begin{aligned} & 90 \mathrm{~dB} \mu, \\ & \mathrm{FM} \pm 25 \mathrm{kHz} \end{aligned}$ | Determine the modulation frequency bandwidth (Hz) for a -3 dB drop in the pin 5 FM detector output 1 kHz component with respect to SV1. | FM.LEVEL = adjusted value. |
| FM detector output distortion | $\mathrm{S}_{\text {THD }}$ | 5 | $\begin{aligned} & \hline 90 \mathrm{~dB} \mu, \\ & \mathrm{fm}=1 \mathrm{kHz}, \\ & \mathrm{FM} \pm 25 \mathrm{kHz} \end{aligned}$ | Determine the distortion in the pin 5 FM detector output 1 kHz component. | FM.LEVEL = adjusted value. |
| AM rejection ratio | $S_{\text {AMR }}$ | 5 | $\begin{aligned} & 90 \mathrm{~dB} \mu, \\ & \mathrm{fm}=1 \mathrm{kHz}, \\ & \mathrm{AM}=30 \% \end{aligned}$ | Measure (in mV rms) the pin 5 FM detector output 1 kHz component. <br> Let SV2 be the measured value at this time and perform the following calculation. $\mathrm{S}_{\mathrm{AMR}}=20 \times \log (\mathrm{SV} 1 / \mathrm{SV} 2) \quad[\mathrm{dB}]$ | FM.LEVEL = adjusted value. |
| SIF signal-to-noise ratio | $S_{\text {SN }}$ | $5$ | $90 \mathrm{~dB} \mu, \mathrm{CW}$ | Set the SW:IF1 switch to the on state. Measure the noise level ( mV rms ) on pin 5. Let SV3 be the measured value at this time and perform the following calculation. $\mathrm{S}_{\mathrm{SN}}=20 \times \log (\mathrm{SV} 1 / \mathrm{SV} 3)[\mathrm{dB}]$ | FM.LEVEL = adjusted value. |

## Video Block - Input Signals and Test Conditions

[Input Signals]
$<\mathrm{C}_{\text {IN }}$ input signal>
*: chrominance burst signal: 40 IRE
< $\mathrm{Y}_{\text {IN }}$ input signal>
0 IRE signal (L-0): NTSC standard synchronizing signal
[ 100 IRE : 714 mV ]


X IRE signal (L-X)


A10062
CW signal (L-CW)


Black stretch 0 IRE signal (L-BK)


A10064
<R/G/B IN input signal>
RGB input signal 1 (O-1)


A10065
RGB input signal 2 (O-2)

(Test Conditions)

| Parameter | Symbol | Test point | Input signal | Test procedure | Bus bits/input signal |
| :---: | :---: | :---: | :---: | :---: | :---: |
| [Video Block] |  |  |  |  |  |
| Overall video gain (at maximum contrast) | CONT63 | 38 | L-50 | Measure the output signal 50 IRE amplitude ( $\mathrm{CNT}_{\mathrm{HB}}$ Vp-p) and calculate CONT63 $=20 \log \left(\mathrm{CNT}_{\mathrm{HB}} / 0.357\right)$. | TR24: Contrast 111111 |
| Contrast adjustment characteristics (normal/max) | CONT32 | 38 | L-50 | Measure the output signal 50 IRE amplitude ( $C N T_{C B}$ Vp-p) and calculate CONT32 $=20 \log \left(\mathrm{CNT}_{\mathrm{CB}} / 0.357\right)$. |  |
| Contrast adjustment characteristics (normal/max) | CONTO | 38 | L-50 | Measure the output signal 50 IRE amplitude ( $\mathrm{CNT}_{\mathrm{LB}}$ $\mathrm{Vp}-\mathrm{p}$ ) and calculate $\mathrm{CONT0}=20 \log \left(\mathrm{CNT}_{\mathrm{LB}} / 0.357\right)$. | TR24: Contrast 000000 |
| Video frequency characteristics $\mathrm{f0}=1(\operatorname{sharp} 0)$ | Yf03 | 38 | L-CW | With the input signal CW $=100 \mathrm{kHz}$, measure the amplitude of the CW signal in the output signal ( $\mathrm{PEAK}_{D C} \mathrm{Vp}-\mathrm{p}$ ). | TR26: F0 Adjust 01 |
| f0 = 3 (sharp 15) |  |  |  | With the input signal $\mathrm{CW}=10 \mathrm{MHz}$, measure the amplitude of the CW signal in the output signal (F03 Vp-p). | TR26: F0 Adjust 11 <br> TR25: Sharpness 01111 |
|  |  |  |  | Calculate Yf3 = 20log(F03/PEAK ${ }_{\text {DC }}$ ) . |  |
| Chrominance trap level $\mathrm{f0}=0(\operatorname{sharp} 0)$ | Ctrap | 38 | L-CW | With the input signal $\mathrm{CW}=3.58 \mathrm{MHz}$, measure the amplitude of the CW signal in the output signal (F00 Vpp). | TR26: F0 Adjust 00 |
|  |  |  |  | Calculate Ctrap $=20 \cdot \log \left(\mathrm{FOO}^{\prime} / \mathrm{PEAK} \mathrm{DC}^{\text {) }}\right.$. |  |
| DC restoration | ClampG | 38 | L-0 | Measure the output signal 0 IRE DC level (BRTPL (V)). | $\begin{aligned} & \text { TR23: } \text { Brightness } \\ & \text { 000000 } \\ & \text { TR24: } \text { Contrast } \\ & 111111 \end{aligned}$ |
|  |  |  | L-100 | Measure the output signal 0 IRE DC level (DRVPH (V)) and the 100 IRE amplitude ( $\mathrm{DRV}_{\mathrm{H}} \mathrm{Vpp}^{2}$ ). <br> Calculate <br> ClampG $=100 \times\left(1+\left(\right.\right.$ DRVP $\left.\left.\left._{\mathrm{H}}-\mathrm{BRTPL}\right) / \mathrm{DRV}_{\mathrm{H}}\right)\right)$. | TR23: Brightness <br>  000000 <br> TR24: Contrast <br>  111111 |
| Luminance delay f0 = 1 | $Y_{\text {DLY }}$ | 38 | L-50 | Measure the time difference (amount of delay) between the rise of the input signal 50 IRE amplitude, and rise of the output signal 50 IRE amplitude. |  |
| Maximum black stretch gain | BKSTmax | 38 | L-BK | Measure the 0 IRE DC level at point $A$ in the output signal when the black stretch function is defeated (black stretch off). (BKST1 (V)) | TR31: BKST Defeat 1 |
|  |  |  |  | Measure the 0 IRE DC level at point $A$ in the output signal when the black stretch function is on. <br> (BKST2 (V)) | TR31: BKST Defeat 0 |
|  |  |  |  | Calculate $\text { BKSTmax }=2 \times 50 \times(\text { BKST1 }- \text { BKST2 }) / \text { CNT }_{\text {HB }} .$ |  |
| Black stretch threshold $\Delta$ black(40 IRE $\Delta$ black) | $\mathrm{BKST}_{\text {TH }}{ }^{\text {a }}$ | 38 | L-40 | Measure the 40 IRE DC level in the output signal when the black stretch function is on. (BKST3 (V)) | TR31: BKST Defeat 0 |
|  |  |  |  | Measure the 40 IRE DC level in the output signal when the black stretch function is defeated (black stretch off). (BKST4 (V)) | TR31: BKST Defeat 1 |
|  |  |  |  | $\begin{aligned} & \text { Calculate } \\ & \text { BKST }_{T H \Delta}=50 \times(\text { BKST } 4-\text { BKST3 }) / \text { CNT }_{H B} . \end{aligned}$ |  |
| Sharpness (peaking) variability characteristics (normal) | Sharp16 | 38 | L-CW | With the input signal $\mathrm{CW}=2.2 \mathrm{MHz}$, measure the amplitude of the CW signal in the output signal (F00S16 Vp-p). | TR26: F0 Adjust 00 <br> TR25: Sharpness 10000 |
|  |  |  |  | Calculate Sharp $16=20 \log \left(\right.$ F00S $16 /$ PEAK $\left._{\text {DC }}\right)$. |  |
| (maximum) | Sharp31 |  | L-CW | With the input signal $\mathrm{CW}=2.2 \mathrm{MHz}$, measure the amplitude of the CW signal in the output signal (F00S31 Vp-p). | TR25: Sharpness |
|  |  |  |  | Calculate Sharp31 = $20 \log \left(\mathrm{~F} 00 \mathrm{~S} 31 / \mathrm{PEA} \mathrm{K}_{\mathrm{DC}}\right)$. |  |
| (minimum) | Sharp0 |  | L-CW | With the input signal CW $=2.2 \mathrm{MHz}$, measure the amplitude of the CW signal in the output signal (FOOSO Vp-p). | TR25: Sharpness 00000 |
|  |  |  |  | Calculate Sharp0 = 20log(F00S0/PEAK ${ }_{\text {DC }}$ ). |  |
| Horizontal/vertical blanking output level | RGB ${ }_{\text {BLK }}$ | 38 | L-100 | Measure the DC level of the output signal during the blanking period ( $\mathrm{RGB}_{\text {BLK }}(\mathrm{V})$ ). |  |

Continued on next page.

Continued from preceding page.

| Parameter | Symbol | Test point | Input signal | Test procedure | Bus bits/input signal |
| :---: | :---: | :---: | :---: | :---: | :---: |
| [OSD Block] |  |  |  |  |  |
| OSD fast switching threshold | $\mathrm{FS}_{\text {TH }}$ | 38 | $\begin{array}{\|l\|l} \mathrm{L}-0 \\ \mathrm{O}-2 \end{array}$ | Gradually increase the pin 39 voltage starting at 1.5 V , and determine the pin 39 voltage at the point where the output signal switches to the OSD signal. | Pin 42:Apply signal O-2. |
| RGB red output level | $\mathrm{R}_{\text {OSDH }}$ | 36 | L-50 | Measure the 50 IRE amplitude in the output signal. ( $C N T_{C R}$ Vp-p). |  |
|  |  |  | $\begin{array}{\|l} \mathrm{L}-0 \\ \mathrm{O}-2 \end{array}$ | Measure the OSD output amplitude ( $\mathrm{OSD}_{\text {HR }} \mathrm{Vp}-\mathrm{p}$ ). | Pin 39: Apply 3.5 V . Pin 40: Apply signal 0-2. |
|  |  |  |  | Calculate $\mathrm{R}_{\mathrm{OSDH}}=50 \times\left(\mathrm{OSD}_{\mathrm{HR}} / \mathrm{CNT}_{\mathrm{CR}}\right)$. |  |
| RGB green output level | Gosdh | 37 | L-50 | Measure the 50 IRE amplitude in the output signal. (CNT ${ }_{\text {CG }} \vee p-p$ ). |  |
|  |  |  | $\begin{array}{\|c} \mathrm{L}-0 \\ \mathrm{O}-2 \end{array}$ | Measure the OSD output amplitude ( OSD $_{\text {HG }} \mathrm{Vpp}$ ). | Pin 39: Apply 3.5 V . Pin 41: Apply signal O-2. |
|  |  |  |  | Calculate $\mathrm{G}_{\mathrm{OSDH}}=50 \times\left(\mathrm{OSD}_{\mathrm{HG}} / \mathrm{CNT}_{\mathrm{CG}}\right)$. |  |
| RGB blue output level | Bosdi | 38 | L-50 | Measure the 50 IRE amplitude in the output signal. (CNTCB Vp-p). |  |
|  |  |  | $\begin{array}{\|l\|l\|} \hline \mathrm{L}-0 \\ \mathrm{O}-2 \end{array}$ | Measure the OSD output amplitude ( $\mathrm{OSD}_{\mathrm{HB}} \mathrm{Vp}-\mathrm{p}$ ). | Pin 39: Apply 3.5 V . <br> Pin 42: Apply signal 0-2. |
|  |  |  |  | Calculate $\mathrm{B}_{\mathrm{OSDH}}=50 \times\left(\mathrm{OSD}_{\mathrm{HB}} / \mathrm{CNT}_{\mathrm{CB}}\right)$. |  |
| Analog OSD red output level |  | 36 | $\begin{aligned} & \mathrm{L}-0 \\ & \mathrm{O}-1 \end{aligned}$ | Measure the amplitudes at point A (the 0.35 V component of the input signal $\mathrm{O}-1$ ) and point B (the 0.7 V component of the input signal $\mathrm{O}-1$ ) in the output signal and record these as $R G B_{L R}$ and RGB $H R$ (Vp-p) respectively. | Pin 39: Apply 3.5 V . Pin 40: Apply signal O-1. |
| Gain matching | $\mathrm{R}_{\mathrm{RGB}}$ |  |  | Calculate $\mathrm{R}_{\mathrm{RGB}}=\mathrm{RGB}_{\mathrm{LR}} / \mathrm{CNT} \mathrm{CR}$. |  |
| Linearity | $L_{\text {RGGB }}$ |  |  | Calculate $\mathrm{LR}_{\mathrm{RGB}}=100 \times\left(\mathrm{RGB}_{\mathrm{LR}} / \mathrm{RGB}_{\mathrm{HR}}\right)$. |  |
| Analog OSD green output level |  | 37 | $\begin{array}{\|l} \mathrm{L}-0 \\ \mathrm{O}-1 \end{array}$ | Measure the amplitudes at point A (the 0.35 V component of the input signal $O-1$ ) and point $B$ (the 0.7 V component of the input signal $\mathrm{O}-1$ ) in the output signal and record these as $\mathrm{RGB}_{\mathrm{LG}}$ and $R_{G B}{ }_{H G}(V p-p)$ respectively. | Pin 39: Apply 3.5 V . Pin 34: Apply signal O-1. |
| Gain matching | $\mathrm{G}_{\mathrm{RGB}}$ |  |  | Calculate $\mathrm{G}_{\mathrm{RGB}}=\mathrm{RGB}_{\mathrm{LG}} / \mathrm{CNT} \mathrm{CG}$. |  |
| Linearity | LG ${ }_{\text {RGB }}$ |  |  | Calculate $\mathrm{LG}_{\mathrm{RGB}}=100 \times\left(\mathrm{RGB}_{\mathrm{LG}} / \mathrm{RGB}_{\mathrm{HG}}\right)$. |  |
| Analog OSD blue output level |  | 38 | $\begin{aligned} & \mathrm{L}-0 \\ & \mathrm{O}-1 \end{aligned}$ | Measure the amplitudes at point A (the 0.35 V component of the input signal $O-1$ ) and point $B$ (the 0.7 V component of the input signal $\mathrm{O}-1$ ) in the output signal and record these as RGB $_{\mathrm{LB}}$ and $R G B_{H B}(V p-p)$ respectively. | Pin 39: Apply 3.5 V . Pin 41: Apply signal O-1. |
| Gain matching | BRGB |  |  | Calculate $\mathrm{B}_{\mathrm{RGB}}=\mathrm{RGB}_{\mathrm{LB}} / \mathrm{CNT}_{\mathrm{CB}}$. |  |
| Linearity | $L_{\text {RGB }}$ |  |  | Calculate $\mathrm{LB}_{\mathrm{RGB}}=100 \times\left(\mathrm{RGB}_{\mathrm{LB}} / \mathrm{RGB}_{\mathrm{HB}}\right)$. |  |
| [RGB Output Block] (Cutoff and Drive Blocks) |  |  |  |  |  |
| Brightness control (normal) | BRT32 | 36 <br> 37 | L-0 | Measure the output signal 0 IRE DC levels of the R output (pin 36), G output (pin 37), and B output (pin 38) and record these as $B R T P C_{R}$, BRTPC $_{G}$, and $B_{R T P C}^{B}(V)$, respectively. | TR24: Contrast 111111 |
|  |  | 38 |  | Calculate $\mathrm{BRT} 63=\left(\mathrm{BRTPC}_{\mathrm{R}}+\mathrm{BRTPC}_{\mathrm{G}}+\mathrm{BRTPC}_{\mathrm{B}}\right) / 3 .$ |  |
| (maximum) | BRT63 | 38 |  | Measure the output signal 0 IRE DC level of the $B$ output (pin 38) $\left(\mathrm{BRTPH}_{\mathrm{B}}\right)$. | $\begin{gathered} \text { TR23: Brightness } \\ \text { 111111 } \end{gathered}$ |
|  |  |  |  | $\begin{aligned} & \text { Calculate } \\ & \text { BRT63 }=50 \times\left(\text { BRTPH }_{\mathrm{B}}-\text { BRTPC }_{\mathrm{B}}\right) / \text { CNTH }_{\mathrm{B}} . \\ & \hline \end{aligned}$ |  |
| (minimum) | BRTO |  |  | Measure the output signal 0 IRE DC level of the $B$ output (pin 38) (BRTPL ${ }^{\text {B }}$ ). | $\begin{aligned} & \text { TR23: Brightness } \\ & 000000 \end{aligned}$ |
|  |  |  |  | Calculate $\text { BRT0 }=50 \times\left(\text { BRTPL }_{B}-\text { BRTPC }_{B}\right) / \text { CNTH }_{B} .$ |  |

Continued on next page.

Continued from preceding page.


## LA7615

## Chrominance Block - Input Signals and Test Conditions

For each of the test items, set up the following conditions unless otherwise specified.

1. VIF and SIF blocks: No signal
2. Deflection block: Input a horizontal/vertical composite sync signal and verify that the deflection block is locked on the synchronizing signal. (See the section on input signals and test conditions for the deflection block.)
3. Bus control conditions: All conditions set to their initial values, unless otherwise specified.
4. Connect a crystal oscillator circuit to pin 16. Adjust the impedance $(Z)$ of the series capacitance and resistance as shown below.

$$
\begin{aligned}
& \mathrm{Z}=0 \mathrm{deg} \quad @ 3.579545 \mathrm{MHz} \pm 10 \mathrm{~Hz} \\
& -40 \pm 1 \mathrm{deg} \quad @ 3.579345 \mathrm{MHz}
\end{aligned}
$$

5. Luminance $(\mathrm{Y})$ input: No signal
6. Chrominance (C) input: Input the signal to the C1IN pin (pin 51).
7. The method for calculating the demodulation angle is shown below.
$B-Y$ axis angle $=\tan -1(B(0) / B(270))+270^{\circ}$
$\mathrm{R}-\mathrm{Y}$ axis angle $=\tan -1(\mathrm{R}(180) / \mathrm{R}(90))+90^{\circ}$
$\mathrm{G}-\mathrm{Y}$ axis angle $=\tan -1(\mathrm{G}(270) / \mathrm{G}(180))+180^{\circ}$

8. The method for calculating the AF angle is shown below.

BR .... The B-Y/R-Y demodulation output ratio
$\theta \cdots \cdots$ ANGBR: the B-Y/R-Y demodulation angle
AFXXX $=\tan -1\left(\frac{\mathrm{R}-\mathrm{Y} / \mathrm{B}-\mathrm{Y} \times \mathrm{BR}-\operatorname{Cos} \theta}{\operatorname{Sin} \theta}\right)$
[Input Signal]

C-1


A10068


C-2


A10070

C-3


A10071

C-4


A10072

C-5


A10073
(Test Conditions)

| Parameter | Symbol | Test point | Input signal | Test procedure | Bus condition |
| :---: | :---: | :---: | :---: | :---: | :---: |
| [Chrominance Block] |  |  |  |  |  |
| ACC amplitude characteristics 1 | $\mathrm{ACC}_{\mathrm{M}} 1$ | Bout $38$ | $\begin{aligned} & \mathrm{C}-1 \\ & 0 \mathrm{~dB} \\ & +6 \mathrm{~dB} \end{aligned}$ | Measure the output amplitude when the chrominance input is set to 0 dB and the output amplitude when the input is reduced by -6 dB , and calculate the ratio. <br> $\mathrm{ACC}_{\mathrm{M}} 1=20 \log (+6 \mathrm{~dB}$ data/0 dB data) |  |
| ACC amplitude characteristics 2 | $\mathrm{ACC}_{\mathrm{M}}{ }^{2}$ | Bout 38 | $\begin{aligned} & \mathrm{C}-1 \\ & -14 \mathrm{~dB} \end{aligned}$ | Measure the output amplitude when the chrominance input is set to -14 dB and calculate the ratio. $\mathrm{ACC}_{\mathrm{M}} 2=20 \log (-14 \mathrm{~dB} \text { data/0 dB data) }$ |  |
| B-Y/Y amplitude ratio | $\mathrm{CLR}_{\mathrm{BY}}$ | $38$ | $\mathrm{Y}_{\mathrm{IN}:} \text { L77 }$ <br> C-1: No signal | Measure the luminance ( Y ) output level (V1). |  |
|  |  |  | C-2 | Next, apply a signal to the $\mathrm{C}_{\mathrm{IN}}$ input (with only a sync applied to the Y input) and measure the output level (V2). Calculate the following formula. $\mathrm{CLR}_{\mathrm{BY}}=100 \times(\mathrm{V} 2 / \mathrm{V} 1)+15 \%$ |  |
| Color control characteristics 1 | CLR $\mathrm{M}_{\text {N }}$ | 38 | C-3 | Measure V1: the output amplitude when the color control is maximum, and V2: the output amplitude when the color control is normal (Color control: 1000000) and calculate CLR $\mathrm{MN}_{\mathrm{MN}}=\mathrm{V} 1 / \mathrm{V} 2$. | $\begin{array}{\|c} \hline \text { TR28: Color Control } \\ 1111111 \\ \\ 1000000 \end{array}$ |
| Color control characteristics 2 | CLR ${ }_{\text {Mm }}$ | 38 | C-3 | Measure V3: the output amplitude when the color control is minimum and calculate CLR $_{\text {MM }}=$ $20 \cdot \log (\mathrm{~V} 1 / \mathrm{V} 3)$. | TR28: Color Control 0000000 |
| Color control sensitivity | CLR ${ }_{\text {SE }}$ | 38 | C-3 | Measure V4: the output amplitude when the color control is 90 , and V 5 : the output amplitude when the color control is 38 . Calculate the following formula. $C L R_{S E}=100 \times(\mathrm{V} 4-\mathrm{V} 5) /(\mathrm{V} 2 \times 52)$ | TR28: Color Control $1011010$ <br> Color Ctontrol $0100110$ |
| Tint center | TIN ${ }_{\text {CEN }}$ | 38 | C-1 | Measure each section of the output waveform and calculate the angle of the B-Y axis. | $\begin{array}{\|l\|} \hline \text { TR27: } \left.\begin{array}{l} \text { TINT } \\ \\ 0111111 \end{array}{ }^{2} \right\rvert\, \end{array}$ |
| Tint control (max) | TIN MAX | 38 | C-1 | Measure each section of the output waveform and calculate the angle of the $\mathrm{B}-\mathrm{Y}$ axis. Calculate the following formula. <br> TIN $_{\text {MAX }}=$ (the B-Y axis angle) $-\mathrm{TIN}_{\text {CEN }}$ | TR27: $\begin{aligned} & \text { TINT } \\ & 111111\end{aligned}$ |
| Tint control (min) | $\mathrm{TIN}_{\text {MIN }}$ | 38 | C-1 | Measure each section of the output waveform and calculate the angle of the B-Y axis. Calculate the following formula. <br> $\mathrm{TIN}_{\text {MIN }}=$ (the B-Y axis angle) $-\mathrm{TIN}_{\text {CEN }}$ | $\begin{aligned} \text { TR27: } & \\ & 0000000\end{aligned}$ |
| Tint control sensitivity | TINSE | 38 | C-1 | Measure A1: the angle when the tint control is 85 , and A2: the angle when the tint control is 42 . Calculate the following formula. $\mathrm{TIN}_{\mathrm{SE}}=(\mathrm{A} 1-\mathrm{A} 2) / 43$ | $\begin{array}{\|r\|r\|} \hline \text { TR27: } \\ & \text { TINT } \\ & 010101010 \end{array}$ |
| Demodulation output ratio B-Y/R-Y | BR | 38 <br> 36 | C-3 | Measure Vb : the Bout output amplitude and Vr : the Rout output amplitude, and calculate $\mathrm{BR}=\mathrm{Vb} / \mathrm{Vr}$. | TR28: Color Control 1000000 |
| Demodulation output ratio G-Y/R-Y | GR | 37 | C-3 | Measure Vg: the Gout output amplitude and calculate $\mathrm{GR}=\mathrm{Vg} / \mathrm{Vr}$. | TR28: Color Control 1000000 |

Continued on next page.

Continued from preceding page.

| Parameter | Symbol | Test point | Input signal | Test procedure | Bus condition |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Demodulation angle B-Y/R-Y | $\mathrm{ANG}_{\mathrm{BR}}$ | 38 <br> 36 | C-1 | Measure the $\mathrm{B}_{\text {OUt }}$ and $\mathrm{R}_{\text {OUT }}$ output levels and calculate the angle between the $B-Y$ and $R-Y$ axes. Calculate $A N G_{B R}=(R-Y$ angle $)-(B-Y$ angle $)$. |  |
| Demodulation angle G-Y/R-Y | $\mathrm{ANG}_{\mathrm{GR}}$ | 37 | C-1 | Measure the GOUT output level and calculate the angle between the $\mathrm{G}-\mathrm{Y}$ and $\mathrm{R}-\mathrm{Y}$ axes. Calculate $\mathrm{ANG}_{\mathrm{GR}}=(\mathrm{R}-\mathrm{Y}$ angle) - (G-Y angle). |  |
| Killer operating point | KILL | 38 | C-3 | Gradually decrease the amplitude of the input signal and measure the input level when the output level falls less than 150 mVpp . |  |
| Chrominance VCO free-running frequency | $\mathrm{C}_{\text {VCoF }}$ | 16 | CIN <br> No signal | Measure the oscillator frequency $f$ and calculate the following formula. $\mathrm{C}_{\mathrm{VCOF}}=\mathrm{f}-3579545(\mathrm{~Hz})$ |  |
| Chrominance pull-in range (+) | PUL $\mathrm{IN}^{+}$ | 38 | C-1 | Gradually decrease the input signal subcarrier frequency starting at $3.579545 \mathrm{MHz}+1000 \mathrm{~Hz}$, and measure frequency at the point the output waveform locks. |  |
| Chrominance pull-in range (-) | PUL ${ }_{\text {IN }}{ }^{-}$ | 38 | C-1 | Gradually raise the input signal subcarrier frequency starting at $3.579545 \mathrm{MHz}-1000 \mathrm{~Hz}$, and measure frequency at the point the output waveform locks. |  |
| Auto Flesh characteristics $73^{\circ}$ | AF073 | $\begin{array}{\|l\|} \hline 38 \\ \hline 36 \\ \hline \end{array}$ | C-4 | With Auto Flesh $=0$, measure the level that corresponds to a $\mathrm{B}_{\text {OUt }}$ and $\mathrm{R}_{\text {OUT }}$ output waveform of $73^{\circ}$ and calculate the angle AF073A. <br> With Auto Flesh $=1$, measure the angle AF073B in the same manner. <br> Calculate the following formula. $\mathrm{AF} 073=\mathrm{AF} 073 \mathrm{~B}-\mathrm{AF} 073 \mathrm{~A}$ | TR26: Auto Flesh : **** 0 ** <br> TR26: Auto Flesh : **** 1 ** |
| Auto Flesh characteristics $118^{\circ}$ | AF118 | $\begin{aligned} & \hline 38 \\ & \hline 36 \\ & \hline \end{aligned}$ | C-4 | With Auto Flesh $=0$, measure the level that corresponds to a BOUT and ROUT output waveform of $118^{\circ}$ and calculate the angle AF118A. <br> With Auto Flesh $=1$, measure the angle AF118B in the same manner. <br> Calculate the following formula. <br> AF118 = AF118B - AF118A | TR26: Auto Flesh : **** 0 ** <br> TR26: Auto Flesh : **** 1 ** |
| Auto Flesh characteristics $163^{\circ}$ | AF163 | $\begin{array}{\|l\|} \hline 38 \\ \hline 36 \\ \hline \end{array}$ | C-4 | With Auto Flesh $=0$, measure the level that corresponds to a BOUT and ROUT output waveform of $163^{\circ}$ and calculate the angle AF163A. <br> With Auto Flesh $=1$, measure the angle AF163B in the same manner. <br> Calculate the following formula. $\mathrm{AF} 163=\mathrm{AF} 163 \mathrm{~B}-\mathrm{AF} 163 \mathrm{~A}$ | TR26: Auto Flesh : **** 0 ** <br> TR26: Auto Flesh : **** 1 ** |
| Overload characteristics 1 | OVL1 | 36 | C-5 | Measure V1: the output amplitude when the input signal burst level is set to 40 IRE and the chrominance level is set to 8 IRE, and V2: the output amplitude when the input signal burst level is set to 40 IRE and the chrominance level is set to 40 IRE. <br> Calculate the following formula. OVL1 = V2/V1 | TR26: OverLoad : ****** 1 |

Continued on next page.

Continued from preceding page.

| Parameter | Symbol | Test point | Input signal | Test procedure | Bus condition |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Overload characteristics 2 | OVL2 | 36 | C-5 | Measure V3: the output amplitude when the input signal burst level is set to 40 IRE and the chrominance level is set to 80 IRE. Calculate the following formula. OVL2 = V3/V1 | TR26: Overload ******1 |
| Overload characteristics 3 | OVL3 | 36 | C-5 | Measure V4: the output amplitude when the input signal burst level is set to 20 IRE and the chrominance level is set to 80 IRE. Calculate the following formula. OVL3 $=$ V4/V1 | TR26: Overload ******1 |
| [Chrominance Bandpass Filter Characteristics] |  |  |  |  |  |
| Peaking amplitude characteristics: 3.08 MHz | CPE308 | 38 | C-3 | Measure V0: the output amplitude. <br> Next, set the input chrominance signal (CW) frequency to 3.08 MHz and measure V1: the output amplitude. <br> Calculate the following formula. <br> CPE308 = 20log(V1/V0) | TR26: CHR.BPF: <br> ***1*** |
| Peaking amplitude characteristics: $3.88 / 3.28 \mathrm{MHz}$ | CPE | 38 | C-3 | Measure V2: the output amplitude when the input chrominance signal (CW) frequency is 3.28 MHz , and V3: the output amplitude when the input chrominance signal (CW) frequency is 3.88 MHz . Calculate the following formula. $\mathrm{CPE}=20 \log (\mathrm{~V} 3 / \mathrm{V} 2)$ | TR26: CHR.BPF: <br> ***1*** |
| Peaking amplitude characteristics: $4.08 / 3.08 \mathrm{MHz}$ | CPE05 | 38 | C-3 | Measure V4: the output amplitude when the input chrominance signal (CW) frequency is 4.08 MHz . Calculate the following formula. CPE05 = 20log(V4/V1) | TR26: CHR.BPF: ***1*** |
| Bandpass amplitude characteristics: 3.08 MHz | CBE308 | 38 | C-3 | Measure V5: the output amplitude. <br> Next, measure V6: the output amplitude when the input chrominance signal (CW) frequency is set to 3.08 MHz . <br> Calculate the following formula. CPE308 = 20log(V6/V5) | TR26: CHR.BPF: ***0*** |
| Bandpass amplitude characteristics: $3.88 / 3.28 \mathrm{MHz}$ | CBE | 38 | C-3 | Measure V7: the output amplitude when the input chrominance signal (CW) frequency is 3.28 MHz , and V8: the output amplitude when the input chrominance signal (CW) frequency is 3.88 MHz . Calculate the following formula. CPE $=20 \log (V 8 / V 7)$ | TR26: $\underset{* * * * 0^{* * *}}{\text { CHRF: }}$ |
| Bandpass amplitude characteristics: $4.08 / 3.08 \mathrm{MHz}$ | CBE05 | 38 | C-3 | Measure V9: the output amplitude when the input chrominance signal (CW) frequency is set to 4.08 MHz. <br> Calculate the following formula. <br> CPE05 $=20 \log (\mathrm{~V} 9 / \mathrm{V} 6)$ | TR26: CHR.BPF: |

## Deflection Block - Input Signals and Test Conditions

For each of the test items, set up the following conditions unless otherwise specified.

1. VIF and SIF blocks: No signal
2. Luminance (Y) input and chrominance (C) input: No signal
3. Sync input: Horizontal/vertical composite sync signal (DC offset: $3.8 \mathrm{~V}, 40$ IRE. Other timing and other parameters must conform to the FCC broadcast standards.)
Caution: There must be no burst or chrominance signal under the pedestal level.

4. Bus control conditions: All conditions set to their initial values, unless otherwise specified.
5. The delay time from the rise of the horizontal output (the pin 26 output) to the rise of the F.B.P IN (pin 27 input) must be $9 \mu \mathrm{~s}$.
6. The pin 18 (the vertical size correction circuit input pin) voltage must be $\mathrm{V}_{\mathrm{CC}}(7.6 \mathrm{~V})$.
7. Pin 28 (the x-ray protection circuit input pin) must be connected to ground.

## Notes:

Perform the following operations if the horizontal output pulse signal was stopped.

1. Set the bus on/off bit to off (0) temporarily, and then set it to on (1) again.
(If the x-ray protection circuit and/or the PON-RES circuit operate, an IC internal latch circuit will be set. The on/off bit must be set to off (0) to reset that latch circuit, even if the horizontal output signal is not output. Since the PONRES circuit operates when the horizontal supply voltage rises, the on/off bit must be set to off (0).)
2. Note on video muting

If the horizontal output pulse signal was stopped, after performing the operation described in paragraph 1 above, clear the video muting bit to 0 .
(This is because the video muting bit is forcibly set to 1 when the on/off bit is set to 0 or when either the x -ray protection circuit or the PON-RES circuit operate. This also applies at power on.)

## LA7615

| Parameter | Symbol | Test point | Input signal | Test procedure | Bus condition |
| :---: | :---: | :---: | :---: | :---: | :---: |
| [Deflection Block] |  |  |  |  |  |
| Sync separator circuit sensitivity | Ssync | 44 | SYNC IN: <br> horizontal and vertical synchronizing signal | Gradually decrease the level of the synchronizing signal input to SYNC IN (pin 44) and measure the level of the synchronizing signal when the synchronization is unlocked. |  |
| Horizontal free-running frequency deviation | $\Delta \mathrm{f}_{\mathrm{H}}$ | 26 | SYNC IN: no signal | Connect the pin 26 output (Hout) to a frequency counter and measure the horizontal free-running frequency. <br> Calculate the following formula. $\Delta \mathrm{f}_{\mathrm{H}}=\text { <measured value> - } 15.743 \mathrm{kHz}$ |  |
| Horizontal pull-in range | $\mathrm{f}_{\mathrm{H}} \mathrm{PULL}$ | 44 | SYNC IN: <br> horizontal and vertical synchronizing signal | Monitor the horizontal synchronizing signal input to SYNC IN (pin 44) and the pin 26 output (Hout) with an oscilloscope. Vary the frequency of the horizontal synchronizing signal and measure the pull-in range. |  |
| Horizontal output pulse width @0 | Hduty 0 | 26 | SYNC IN: <br> horizontal and vertical synchronizing signal | Measure the low-level period in the pin 26 horizontal pulse waveform. | HDUTY: 00 |
| Horizontal output pulse width @1 | Hduty 1 | 26 | SYNC IN: <br> horizontal and vertical synchronizing signal | Measure the low-level period in the pin 26 horizontal pulse waveform. | HDUTY: 01 |
| Horizontal output pulse width @2 | Hduty 2 | 26 | SYNC IN: <br> horizontal and vertical synchronizing signal | Measure the low-level period in the pin 26 horizontal pulse waveform. |  |
| Horizontal output pulse width @3 | Hduty 3 | 26 | SYNC IN: <br> horizontal and vertical synchronizing signal | Measure the low-level period in the pin 26 horizontal pulse waveform. | HDUTY: 11 |
| Horizontal output pulse saturation voltage | $\mathrm{V}_{\mathrm{H}}$ sat | 26 | SYNC IN: <br> horizontal and vertical synchronizing signal | Measure the voltage during low-level period in the pin 26 horizontal pulse waveform. |  |
| Horizontal output pulse phase | HPHCEN | $\begin{array}{\|} \hline 26 \\ 44 \\ \hline \end{array}$ | SYNC IN: <br> horizontal and vertical synchronizing signal | Measure the delay time from the rise of the pin 26 horizontal output pulse waveform to the fall of the SYNC IN horizontal synchronizing signal. |  |

Continued on next page.

Continued from preceding page.

| Parameter | Symbol | Test point | Input signal | Test procedure | Bus condition |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Horizontal position adjustment range | HPHrange | $\begin{array}{\|} 26 \\ 44 \end{array}$ | SYNC IN: <br> horizontal and vertical <br> synchronizing signal | Measure the delay time from the rise of the pin 26 horizontal output pulse to the fall of SYNC IN horizontal synchronizing signal with HPHASE set to both 0 and 15 and calculate the difference with respect to HPH CEN. | HPHASE: 0000 <br> HPHASE: 1111 |
| Maximum horizontal position adjustment variability | HPHstep | $\begin{array}{\|} 26 \\ \hline 44 \end{array}$ | SYNC IN: <br> horizontal and vertical <br> synchronizing signal | Measure the delay time from the rise of the pin 26 horizontal output pulse to the fall of SYNC IN horizontal synchronizing signal while varying HPHASE from 0 to 15, and measure the amount of variation at each step. Find the step with the largest value of the data. | $\begin{aligned} & \text { HPHASE: } 0000 \\ & \text { to } \\ & \text { HPHASE: } 1111 \end{aligned}$ |
| X-ray protection circuit operating voltage | VX ${ }_{\text {RAY }}$ | $\begin{aligned} & 26 \\ & \hline 28 \\ & \hline \end{aligned}$ | SYNC IN: <br> horizontal and vertical synchronizing signal | Connect a DC voltage source to pin 28, and gradually increase that voltage starting at 0 V . Measure the pin 28 DC voltage at the point the pin 26 horizontal output pulse stops. |  |
| POR circuit operating voltage | $\mathrm{V}_{\mathrm{POR}}$ | $\begin{aligned} & (24) \\ & 26 \end{aligned}$ | SYNC IN: <br> horizontal and vertical synchronizing signal | Replace the current source connected to pin 24 with a DC voltage source, and gradually decrease the voltage starting at 7.3 V . Measure the pin 24 DC voltage at the point the pin 26 horizontal output pulse stops. |  |
| [Vertical Screen Size Adjustment] |  |  |  |  |  |
| Vertical ramp output amplitude @64 | Vsize64 | 19 | SYNC IN: <br> horizontal and vertical <br> synchronizing signal | Monitor the pin 19 vertical ramp output and measure the voltages at the 22nd line and at the 262nd line. Calculate the following formula. <br> Vsize64 = Vline262 - Vline22 |  |

Continued on next page.

Continued from preceding page.

| Parameter | Symbol | Test point | Input signal | Test procedure | Bus condition |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Vertical ramp output amplitude @0 | Vsize0 | 19 | SYNC IN: <br> horizontal and vertical synchronizing signal | Monitor the pin 19 vertical ramp output and measure the voltages at the 22nd line and at the 262nd line. Calculate the following formula. <br> Vsize0 = Vline262 - Vline22 | $V_{\text {SIZE }} 0000000$ |
| Vertical ramp output amplitude @127 | Vsize127 | 19 | SYNC IN: <br> horizontal and vertical synchronizing signal | Monitor the pin 19 vertical ramp output and measure the voltages at the 22nd line and at the 262nd line. Calculate the following formula. <br> Vsize0 = Vline262 - Vline22 | $\mathrm{V}_{\text {SIZE }}$ : 1111111 |
| [High-Voltage Dependency Vertical Size Correction] |  |  |  |  |  |
| Vertical size correction @7 (maximum) | Vsizecomp | 19 | SYNC IN: <br> horizontal and vertical synchronizing signal | Monitor the pin 19 vertical ramp output and measure the voltages at the 22nd line and at the 262nd line. Calculate Va from the following formula. Va = Vline262 - Vline22 <br> Next, apply 3.8 V to pin 18 , and once again measure the voltages at the 22nd line and at the 262nd line. Calculate Vb from the following formula. Vb = Vline262 - Vline22 <br> Finally, calculate Vsizecomp from the following formula. $\text { Vsizecomp }=(\mathrm{Va}-\mathrm{Vb}) / \mathrm{Va} \times 100$ | $\mathrm{V}_{\text {COMP: }} 111$ |
| [Vertical Screen Position Adjustment] |  |  |  |  |  |
| Vertical ramp DC voltage @32 | Vdc32 | 19 | SYNC IN: <br> horizontal and vertical synchronizing signal | Monitor the pin 19 vertical ramp output and measure the voltage at the 142nd line. |  |
| Vertical ramp DC voltage @0 | Vdc0 | 19 | SYNC IN: <br> horizontal and vertical synchronizing signal | Monitor the pin 19 vertical ramp output and measure the voltage at the 142nd line. | $\mathrm{V}_{\mathrm{DC}}: 000000$ |

Continued on next page.

Continued from preceding page.

| Parameter | Symbol | Test point | Input signal | Test procedure | Bus condition |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Vertical ramp DC voltage @63 | Vdc63 | 19 | SYNC IN: horizontal and vertical synchronizing signal | Monitor the pin 19 vertical ramp output and measure the voltage at the 142nd line. | $V_{D C}: 111111$ |
| Vertical linearity @8 | Vlin8 | 19 | SYNC IN: <br> horizontal and vertical synchronizing signal | Monitor the pin 19 vertical ramp output and measure the voltages at the 22nd line, the 142nd line, and the 262nd line. Let $\mathrm{Va}, \mathrm{Vb}$, and Vc be these measurements, and calculate the following formula. Vline8 $=(\mathrm{Vb}-\mathrm{Va}) /(\mathrm{Vc}-\mathrm{Va})$ |  |
| Vertical linearity @0 | Vlin0 | 19 | SYNC IN: <br> horizontal and vertical synchronizing signal | Monitor the pin 19 vertical ramp output and measure the voltages at the 22nd line, the 142nd line, and the 262nd line. Let $\mathrm{Va}, \mathrm{Vb}$, and Vc be these measurements, and calculate the following formula. Vline0 $=(\mathrm{Vb}-\mathrm{Va}) /(\mathrm{Vc}-\mathrm{Va})$ | VLIN: 0000 |
| Vertical linearity @15 | Vlin15 | 19 | SYNC IN: horizontal and vertical synchronizing signal | Monitor the pin 19 vertical ramp output and measure the voltages at the 22nd line, the 142nd line, and the 262nd line. Let $\mathrm{Va}, \mathrm{Vb}$, and Vc be these measurements, and calculate the following formula. Vline15 $=(\mathrm{Vb}-\mathrm{Va}) /(\mathrm{Vc}-\mathrm{Va})$ | VLIN: 1111 |

Continued on next page.

Continued from preceding page.

| Parameter | Symbol | Test point | Input signal | Test procedure | Bus condition |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Vertical S-curve correction @8 | VScor8 | 19 | SYNC IN: <br> horizontal and vertical synchronizing signal | Monitor the pin 19 vertical ramp output and measure the voltages at the 32nd line, the 52nd line, the 132nd line, the 152nd line, the 232nd line, and the 252nd line. Let $\mathrm{Va}, \mathrm{Vb}, \mathrm{Vc}, \mathrm{Vd}, \mathrm{Ve}$, and Vf be these measurements, and calculate the following formula. $\mathrm{VScor} 8=0.5[(\mathrm{Vb}-\mathrm{Va})+(\mathrm{Vf}-\mathrm{Ve})] /(\mathrm{Vd}-\mathrm{Vc})$ | VS: 1000 |
| Vertical S-curve correction @0 | VScor0 | 19 | SYNC IN: <br> horizontal and vertical synchronizing signal | Monitor the pin 19 vertical ramp output and measure the voltages at the 32nd line, the 52nd line, the 132nd line, the 152 nd line, the 232 nd line, and the 252nd line. Let $\mathrm{Va}, \mathrm{Vb}, \mathrm{Vc}, \mathrm{Vd}$, Ve , and Vf be these measurements, and calculate the following formula. $\mathrm{VScor0}=0.5[(\mathrm{Vb}-\mathrm{Va})+(\mathrm{Vf}-\mathrm{Ve})] /(\mathrm{Vd}-\mathrm{Vc})$ |  |
| Vertical S-curve correction @15 | VScor15 | 19 | SYNC IN: <br> horizontal and vertical synchronizing signal | Monitor the pin 19 vertical ramp output and measure the voltages at the 32 nd line, the 52 nd line, the 132nd line, the 152nd line, the 232nd line, and the 252nd line. Let $\mathrm{Va}, \mathrm{Vb}, \mathrm{Vc}, \mathrm{Vd}$, Ve , and Vf be these measurements, and calculate the following formula. VScor15 $=0.5[(\mathrm{Vb}-\mathrm{Va})+(\mathrm{Vf}-\mathrm{Ve})] /(\mathrm{Vd}-\mathrm{Vc})$ | VS: 1111 |

Continued on next page.

## LA7615

| Parameter | Symbol | Test point | Input signal | Test procedure | Bus condition |
| :---: | :---: | :---: | :---: | :---: | :---: |
| [Horizontal Size Adjustment] |  |  |  |  |  |
| East/west DC voltage @16 | EWdc16 | 21 | SYNC IN: <br> horizontal and vertical synchronizing signal | Monitor the pin 21 east/west output (parabola waveform output) and measure the voltage at the 142nd line. <br> East/west output 142nd line |  |
| East/west DC voltage @0 | EWdc0 | 21 | SYNC IN: <br> horizontal and vertical synchronizing signal | Monitor the pin 21 east/west output (parabola waveform output) and measure the voltage at the 142nd line. <br> East/west output 142nd line | EW ${ }_{\text {DC }}$ : 00000 |
| East/west DC voltage @31 | EWdc31 | 21 | SYNC IN: <br> horizontal and vertical synchronizing signal | Monitor the pin 21 east/west output (parabola waveform output) and measure the voltage at the 142nd line. <br> East/west output 142nd line | EW ${ }_{\text {DC }}$ : 11111 |
| [Pin-Cushion Distortion Correction] |  |  |  |  |  |
| East/west parabola amplitude @8 | EWamp8 | 21 | SYNC IN: <br> horizontal and vertical synchronizing signal | Monitor the pin 21 east/west output (parabola waveform output) and measure the voltages at the 22nd line and at the 142 nd line. Let Va and Vb be these measurements, and calculate the following formula. <br> EWamp8 = Vb -Va <br> East/west output <br> A10093 |  |
| East/west parabola amplitude @0 | EWamp0 | 21 | SYNC IN: <br> horizontal and vertical synchronizing signal | Monitor the pin 21 east/west output (parabola waveform output) and measure the voltages at the 22nd line and at the 142 nd line. Let Va and Vb be these measurements, and calculate the following formula. <br> EWamp0 $=\mathrm{Vb}-\mathrm{Va}$ <br> East/west output | EW AMP: $^{0} 0000$ |

Continued on next page

Continued from preceding page.

| Parameter | Symbol | Test point | Input signal | Test procedure | Bus condition |
| :---: | :---: | :---: | :---: | :---: | :---: |
| East/west parabola amplitude @15 | EWamp15 | 21 | SYNC IN: horizontal and vertical synchronizing signal | Monitor the pin 21 east/west output (parabola waveform output) and measure the voltages at the 22nd line and at the 142nd line. Let Va and Vb be these measurements, and calculate the following formula. <br> EWamp15 = Vb - Va <br> East/west output | EW AMP: 1111 |
| [Trapezoidal Distortion Correction] |  |  |  |  |  |
| East/west parabola tilt @8 | EWtilt8 | 21 | SYNC IN: <br> horizontal and vertical synchronizing signal | Monitor the pin 21 east/west output (parabola waveform output) and measure the voltages at the 22nd line and at the 262 nd line. Let Va and Vb be these measurements, and calculate the following formula. <br> EWamp8 $=\mathrm{Va}-\mathrm{Vb}$ <br> East/west output |  |
| East/west parabola tilt @0 | EWtilto | 21 | SYNC IN: <br> horizontal and vertical synchronizing signal | Monitor the pin 21 east/west output (parabola waveform output) and measure the voltages at the 22nd line and at the 262nd line. Let Va and Vb be these measurements, and calculate the following formula. EWtilt0 = Va - Vb <br> East/west output | EW ${ }_{\text {TILT: }} 0000$ |
| East/west parabola tilt @15 | EWtilt15 | 21 | SYNC IN: <br> horizontal and vertical synchronizing signal | Monitor the pin 21 east/west output (parabola waveform output) and measure the voltages at the 22nd line and at the 262nd line. Let Va and Vb be these measurements, and calculate the following formula. <br> EWtilt15 $=\mathrm{Va}-\mathrm{Vb}$ <br> East/west output | $\mathrm{EW}_{\text {TILT: }} 1111$ |

Continued on next page.

Continued from preceding page.

| Parameter | Symbol | Test point | Input signal | Test procedure | Bus condition |
| :---: | :---: | :---: | :---: | :---: | :---: |
| [Corner Distortion Correction] |  |  |  |  |  |
| East/west parabola corner: Top | EWcortop | 21 | SYNC IN: <br> horizontal and vertical synchronizing signal | Monitor the pin 21 east/west output (parabola waveform output) and measure the voltage at the 22nd line under the conditions with $\mathrm{COR}_{\text {TOP }}$ set to 111 and to 000 . Let Va and Vb be these measurements. Calculate the following formula. EWcortop $=\mathrm{Va}-\mathrm{Vb}$ <br> East/west output | CORT $_{\text {OP }}$ : 111-000 |
| East/west parabola corner: Bottom | EWcorbot | 21 | SYNC IN: <br> horizontal and vertical synchronizing signal | Monitor the pin 21 east/west output (parabola waveform output) and measure the voltage at the 262nd line under the conditions with $\mathrm{COR}_{\mathrm{BOT}}$ set to 111 and to 000 . Let Va and Vb be these measurements. Calculate the following formula. EWcorbot $=\mathrm{Va}-\mathrm{Vb}$ <br> East/west output <br> A10100 | $\begin{array}{\|r\|} \hline \text { CORBOTTOM: } \\ 111-000 \end{array}$ |
| [Sandcastle Output] |  |  |  |  |  |
| Burst gate pulse peak value | $V_{\text {BGP }}$ | 29 | SYNC IN: <br> horizontal and vertical synchronizing signal | Measure the pin 29 output burst gate pulse peak value. |  |
| Burst gate pulse phase | TdigGP | 29 <br> 44 | SYNC IN: <br> horizontal and vertical synchronizing signal | Measure the delay time from the rise of the horizontal synchronizing signal to the rise of the pin 29 burst gate pulse. |  |
| Burst gate pulse width | PW ${ }_{\text {BGP }}$ | 29 | SYNC IN: <br> horizontal and vertical synchronizing signal | Measure the width of the pin 29 burst gate pulse. <br> Pin 29 output |  |

Continued on next page.

Continued from preceding page.

| Parameter | Symbol | Test point | Input signal | Test procedure | Bus condition |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Blanking pulse peak value | $V_{\text {BLK }}$ | 29 | SYNC IN: <br> horizontal and vertical synchronizing signal | Measure the peak value of the pin 29 output blanking pulse. |  |
| [D/A Converter Output] |  |  |  |  |  |
| Pin 30 D/A converter output voltage @0 | $\mathrm{V}_{\mathrm{DAC}} 0$ | 30 |  | Measure the pin $30 \mathrm{D} / \mathrm{A}$ converter output DC voltage. | +BTRIM: 0000 |
| Pin 30 D/A converter output voltage @8 | $\mathrm{V}_{\text {DAC }} 8$ | 30 |  | Measure the pin 30 D/A converter output DC voltage. |  |
| Pin 30 D/A converter output voltage @15 | $\mathrm{V}_{\text {DAC }} 15$ | 30 |  | Measure the pin $30 \mathrm{D} / \mathrm{A}$ converter output DC voltage. | +BtRIM: 1111 |

## Test Circuit Diagram



- Specifications of any and all SANYO products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
■ SANYO Electric Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
■ In the event that any or all SANYO products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
$\square$ No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Electric Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use.
■ Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of September, 1999. Specifications and information herein are subject to change without notice.


[^0]:    - Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications.
    $\square$ SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO products described or contained herein.

