LA7945N

0.25

SANYO : DIP22S



Closed Caption Signal (US specifications) Extraction IC

Package Dimensions

[LA7945N]

unit:mm

3059-DIP22S

Overview

The LA7945N extracts the closed caption signal overlapped in the video signal vertical retrace period and transfers the data and clock signal to a decoder IC. This IC requires the use of either an add-on type decoder, such as the LC7458B or 7457A (for I²C), or a microcontroller type decoder, such as the LC8640XX.

Functions

- Synchronization separation.
- VCO
- Vertical countdown.
- Horizontal countdown.
- Data slicing.
- Dual loop AFC.
- Field discrimination.
- Lock detection
- Vertical/horizontal pulse output.

Features

- Adoption of a dual loop AFC allows the LA7945N to stably extract the caption signal.
- Provides the pulse outputs required by caption decoder ICs.

Specifications

Maximum Ratings at $Ta = 25^{\circ}C$

Parameter	Symbol	Conditions	Ratings	Unit
Maximum power supply voltage	V _{CC} max		7	V
Allowable power dissipation	Pd max	Ta≤70°C	250	mW
Operating temperature	Topr		-10 to +70	°C
Storage temperature	Tstg		-55 to +150	°C

Operating Conditions at $Ta = 25^{\circ}C$

Parameter	Symbol	Conditions	Ratings	Unit
Recommended power supply voltage	VCC		5	V
Operating power supply voltage range	V _{CC} op		4.5 to 5.5	V

- Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications.
- SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges,or other parameters) listed in products specifications of any and all SANYO products described or contained herein.

SANYO Electric Co., Ltd. Semiconductor Company TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110-8534 JAPAN

Electrical and Operating Characteristics at Ta = 25°C, V _{CC} =5.0V, Input signal : sync-white	e 1.0V
---	--------

Doromotor		Cumhal	Conditions		Ratings		
Parameter		Symbol Conditions	Conditions	min	typ	max	Unit
Horizontal pull-in range		fHPULL		±1.5			kHz
Horizontal free-running frequency		^f HFREE		15.3	15.7	16.3	kHz
Input clamping voltage		VCLMP		2.3	2.5	2.7	V
H LOCK filter threshold level		VLOCKTH		2.3	2.5	2.7	V
Synchronization separation output	High level	VSYNCH		4.0	4.2	5.0	V
Synchronization separation output	Low level	VSYNCL		0	0.8	1.0	V
H LOCK filter	High level	VLOCKH		4.0	4.2	5.0	V
	Low level	VLOCKL		0	0.8	1.0	V
Data output	High level	VDATAH		4.0	4.2	5.0	V
	Low level	VDATAL		0	0.8	1.0	V
Clock output	High level	VCLKH		4.0	4.2	5.0	V
	Low level	VCLKL		0	0.8	1.0	V
	High level	V _{21HH}		4.0	4.2	5.0	V
21H output	Low level	V _{21HL}		0	0.8	1.0	V
	Pulse width	V _{21HW}		60	65	70	μs
	High level	VOEH		4.0	4.2	5.0	V
O/E output	Low level	VOEL		0	0.8	1.0	V
	Pulse width	VOEW		16.4	16.7	17.0	ms
	High level	VHSH		4.0	4.2	5.0	V
Horizontal pulse output	Low level	V _{HSL}		0	0.8	1.0	V
	Pulse width	VHSW		7.4	7.7	8.0	μs
Vertical pulse output	High level	VRSTH		4.0	4.2	5.0	V
	Low level	V _{RSTL}		0	0.8	1.0	V
	Pulse width	VRSTW		30.8	31.8	32.8	μs
Input signal level		VIN		-6	0	+3	dB
CLK-RUN-IN start time		T _{ST}		6.6	7.6	8.6	μs
Current drain		ICC		14.0	18.0	22.0	mA

 $\begin{array}{l} \mbox{Note: Must not be pulled in to any frequency other than f_H.} \\ \mbox{The pin 11 capacitor should be $100pF \pm 5\%$.} \\ \mbox{The pin 12 resistor should be $15k\Omega \pm 1\%$.} \end{array}$

No.4616-2/9

Test Conditions

Parameter		Symbol	Test point	Test method				
Horizontal pull-in range		^f HPULL	Pins 2 and 10	Vary the frequency f_{H} of the input signal and measure the point where the phase of pins 2 and 10 locks using an oscilloscope.				
Horizontal free-running frequency		^f HFREE	Pin 10	Use a frequency counter to measure the frequency when there is no signal.				
Input clamping voltage		VCLMP	Pin 17	Measure the pedestal level with an oscilloscope.				
H LOCK filter threshold level		VLOCKTH	Pin 7	Measure the voltage at which pin 7 goes high by applying a DC voltage to pin 8 and varying that voltage.				
Synchronization separation output	High level	VSYNCH	Pin 2*1	Measure the pin 2 high and low levels with an oscilloscope.				
Synchronization separation output	Low level	VSYNCL						
H LOCK filter	High level	VLOCKH	Pin 7*1	Measure the pin 7 high and low levels with an oscilloscope.				
	Low level	VLOCKL						
Dete autout	High level	VDATAH	Pin 3*1, 2					
Data output	Low level	VDATAL		Measure the pin 3 high and low levels with an oscilloscope.				
	High level	VCLKH	- Pin 5*1, 2	Measure the pin 5 high and low levels with an oscilloscope.				
Clock output	Low level	VCLKL		ineasure the piri 5 high and low levels with all oscilloscope.				
	High level	V _{21HH}	Pin 1*1					
21H output	Low level	V _{21HL}		Measure the pin 1 high and low levels and the length of the high levels period with an oscilloscope.				
	Pulse width	V _{21HW}	1					
	High level	VOEH	Pin 6*1	Measure the pin 6 high and low levels and the length of the high level period with an oscilloscope.				
O/E output	Low level	VOEL						
	Pulse width	VOEW	1					
	High level	V _{HSH}						
Horizontal pulse output	Low level	V _{HSL}	Pin 10*1	Measure the pin 10 high and low levels and the length of the high level period with an oscilloscope.				
	Pulse width	VHSW]					
	High level	VRSTH	Pin 9*1					
Vertical pulse output	Low level	V _{RSTL}		Measure the pin 9 high and low levels and the length of the high level period with an oscilloscope.				
	Pulse width	VRSTW	1					
Input signal level		VIN	Each of pins 1, 3, 5, and 6*2	Vary the signal level input to pin 17, and confirm that the pin 1, 3, 5, and 6 outputs are operating correctly.				
CLK-RUN-IN start time		T _{ST}	Each of pins 1, 3, 5, and 6* ^{2, 3}	Vary the time between SYNC and CLK-RUN-IN, and confirm that the pin 1, 3, 5, and 6 outputs are operating correctly.				
Current drain		ICC	Pin 16*2	Connect a current meter to pin 16, and measure the current during decoding.				

Note : 1. Connect a 20kΩ resistor between the pin being measured and V_{CC}, and also connect a 20kΩ from that measurement pin to GND.
2. During measurement, this pin carries the closed caption encoded signal.
3. Time TST is shown in the figure below.



A01660

Test Circuit Diagram







Pin Descriptions



- * The peripheral circuit for the pins described below is shown in figure 1. Either a resistor or a fixed current supply is connected to the lower side (the side away from the pin) of the differential amplifier.
- $(21H\ OUT)$: R=18k $\Omega.$ This signal goes high during the 21H and Pin 1 284H periodes. The fall of this signal is taken as the completion of data transfer.
- Pin 2 (sync SEP) : $R=9k\Omega$. Synchronization separation output, see pin 19.
- Pin 3 (DATA OUT) : I≈280µA. Outputs the data overlapped with the vertical retrace period. Pin 5 (CLOCK OUT) : $R=9k\Omega$. A clock output whose phase matches that
- of DATA OUT.
- Pin 6 $(O\overline{E} \text{ OUT})$: R=18k Ω . Field discrimination signal. High on odd fields.
- Pin 7 (H LOCK OUT) : I≈50µA. A resistor and capacitor are connected to pin 8, and this pin goes high when the internal VCO and the input signal are synchronized.
- Pin 9 (V PULSE OUT) : $R=18k\Omega$. Set low during the 0.5H period synchronized with the vertical synchronization signal.
- Pin 10 (H PULSE OUT) : R=18kΩ. Outputs a low signal synchronized with the horizontal synchronization signal.

• Pin 8 (H LOCK FILTER) : The H LOCK detection filter is connected to this pin.



Figure 2 : Pin 8 (H LOCK FILTER) Peripheral Circuit

Pin 8 is charged when the H gate and Sync phases match, and this voltage is compared and output to pin 7. The resistor R1 is used for discharge. The time from internal VCO locking until pin 7 goes high, and the time from lock release to the pin going low can be adjusted by changing the values of C1 and R1. If the pin 7 H LOCK OUT output is not used, C1 and R1 will be unnecessary.

• Pin 11 (VCO C) : The capacitor for the $32f_H$ VCO is connected to this pin. (Error : 5%)



The LA7945N generates the 32f_H oscillation not by using a ceramic resonator, but by charging this capacitor with the fixed current defined by the resistance connected at pin 12. The horizontal pulses and the clock output from pin 5 are generated using this oscillator as a reference.

Figure 3 : Pin 11 (VCO C) Peripheral Circuit

• Pin 12 (VCO R) : The capacitor for the $32f_H$ VCO is connected to this pin. (Error : 1%)



Figure 4 : Pin 12 (VCO R) Peripheral Circuit

 \bullet Pin 13 (AFC1) : The horizontal AFC filter is connected to this pin.



Figure 5 : Pin 13 (AFC1) Peripheral Circuit

The resistor defines the current that charges the pin 11 capacitor. A DC voltage of 2/3 that of V_{CC} is output from pin 12.

Although the ability to follow horizontal fluctuarions improves as R1 increases, the holding power is reduced. Select this value according to the application circuit. Since the closed caption signal is overlapped with 21H, the VCO in this IC is influenced by signals such as the vertical synchronization signal and the copy guard signal. The values of C2 and C3 should be determined so that the VCO is stable with respect to these signals. To stabilize pin 13 at a voltage of about 2.7V (when $V_{CC}=5V$) with no input, the ratio of C2 and C3 should be set so that this voltage takes on a value close to the of pin 13 when power is first applied.

• Pin 14 (AFC2) : Used for phase adjustment of the internal VCO CLOCK and CLK-RUN-IN



Figure 6 : Pin 14 (AFC2) and Pin 15 (CLOCK PHASE) Peripheral Circuit

• Pin 17 (VIDEO IN) : The video input pin. (sync-white 1 Vp-p)



Unit (resistance: Ω , capacitance:F)

Figure 7 : Pin 17 (VIDEO IN) Peripheral Circuit

Pin 17 is designed to clamp the pedestal level at 1/2 V_{CC}. Since C1 also functions as the clamping capacitor, it should be driven with a low impedance (less than 500 Ω). The low field performance can be improved by adding an LPF such as R1 and C2. If this LPF is used, R1 must be a low resistance that can meet the conditions described above.

• Pin 18 (DATA LPF) : The data slice LPF is connected to this pin.



A signal is output from pin 18 during the vertical retrace period CLK-RUN-IN period, and an LPF, which is used to detect the average value of CLK-RUN-IN (to be used as the slice level), is connected to this pin.



• Pin 19 (PEAK HOLD) : The synchronization separator peak hold capacitor is connected to this pin.



Figure 9 : Pin 19 (PEAK HOLD) Peripheral Circuit

• Pin 20 (V SEP R) : The resistor that determines the vertical synchronization separation is connected to this pin.



The LA7945N performs vertical synchronization separation by charging an internal capacitor using the fixed current determined by the resistor connected to this pin as the reference. The pin 20 DC voltage is $1/4 \text{ V}_{CC}$.

Figure 10 : Pin 20 (V SEP R) Peripheral Circuit

• Pin 21 : The vertical synchronization separation output pin.



Figure 11 : Pin 21 Peripheral Circuit

The signal passed to the vertical C/D from vertical synchronization separation is output from pin 21. Since vertical C/D is I^2L , a signal of between 0 and 0.7V is output. This pin is normally left open. The vertical C/D start position can be changed by an external override input.

• Pin 22 : This pin determines whether or not the horizontal count for vertical C/D is changed every frame when the start bit is not detected.



When this pin is grounded, 21H is fixed, and it functions when open. Ground this pin when captions are used.

Figure 12 : Pin 22 Peripheral Circuit

- Specifications of any and all SANYO products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Electric Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO products(including technical data,services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Electric Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only ; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of January, 2001. Specifications and information herein are subject to change without notice.