| LB1889, 1889M, 1889D |
| ---: | ---: | ---: |

## Functions

- 3-phase full-wave current linear drive system
- Torque ripple correction circuit built in (variable compensation ratio)
- Current limiting circuit built in/with control characteristic gain switch
- Output stage upper/lower oversaturation prevention circuit built in (no external capacitor required)
- FG amplifier built in
- Thermal shutdown circuit built in


## Package Dimensions

unit : mm

## 3206-QFP34H



3129-MFP36S


## Specifications

## Absolute Maximum Ratings at $\mathbf{T a}=25{ }^{\circ} \mathrm{C}$

| Parameter | Symbol | Conditions | Ratings | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Maximum supply voltage | $\mathrm{V}_{\text {CC }}$ max |  | 7 | V |
|  | $\mathrm{V}_{\mathrm{S}} \max$ |  | 24 | V |
| Maximum output current | $\mathrm{I}_{0}$ max |  | 1.3 | A |
| Allowable power dissipation | Pd max | Arbitrarily large heat sink LB1889 | 12.5 | W |
|  |  | Arbitrarily large heat sink LB1889D | 15.0 | W |
|  |  | Independent IC LB1889 | 0.77 | W |
|  |  | Independent IC LB1889M | 0.95 | W |
|  |  | Independent IC LB1889D | 3.0 | W |
| Operating temperature | Topr |  | -20 to +75 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | Tstg |  | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |

## Allowable Operating Ranges at $\mathbf{T a}=25{ }^{\circ} \mathrm{C}$

| Parameter | Symbol | Conditions | Ratings | Unit |
| :--- | :---: | :--- | :---: | :---: |
| Supply voltage | $\mathrm{V}_{\mathrm{S}}$ |  | 5 to 22 | V |
|  | $\mathrm{~V}_{\mathrm{CC}}$ |  | 4.5 to 5.5 | V |
| Hall input amplitude | $\mathrm{V}_{\text {HALL }}$ | Between Hall inputs | $\pm 30$ to $\pm 80$ | $\mathrm{mV} \mathrm{V}_{0-\mathrm{P}}$ |
| GSENSE input range | $\mathrm{V}_{\text {GSENSE }}$ | Relative to control system GND | -0.20 to +0.20 | V |

Electrical Characteristics at $\mathrm{Ta}=25{ }^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}}=15 \mathrm{~V}$

| Parameter | Symbol | Conditions | min | typ | max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {CC }}$ supply current | $\mathrm{I}_{\mathrm{CC}}$ | $\mathrm{R}_{\mathrm{L}}=\infty$ (when stopped), $\mathrm{V}_{\mathrm{CTL}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{LI}}=0 \mathrm{~V}$ |  | 12 | 18 | mA |
| [Output] |  |  |  |  |  |  |
| Output saturation voltage | $\mathrm{V}_{\text {Osat }}{ }^{1}$ | $\mathrm{I}_{\mathrm{O}}=500 \mathrm{~mA}, \mathrm{Rf}=0.5 \Omega$, Sink + Source $\mathrm{V}_{\mathrm{CTL}}=\mathrm{V}_{\mathrm{LIM}}=5 \mathrm{~V}$ (with saturation prevention) |  | 2.1 | 2.6 | V |
|  | $\mathrm{V}_{\text {Osat }}{ }^{2}$ | $\mathrm{I}_{\mathrm{O}}=1.0 \mathrm{~A}, \mathrm{Rf}=0.5 \Omega$, Sink + Source <br> $\mathrm{V}_{\mathrm{CTL}}=\mathrm{V}_{\mathrm{LIM}}=5 \mathrm{~V}$ (with saturation prevention) |  | 2.6 | 3.5 | V |
| Output leakage current | Ioleak |  |  |  | 1.0 | mA |
| [FR] |  |  |  |  |  |  |
| FR pin input threshold voltage | $\mathrm{V}_{\text {FSR }}$ |  | 2.25 | 2.50 | 2.75 | V |
| FR pin input bias current | lb (FSR) |  | -5.0 |  |  | $\mu \mathrm{A}$ |
| [Control] |  |  |  |  |  |  |
| CTLREF pin voltage | $\mathrm{V}_{\text {CREF }}$ |  | 2.37 | 2.50 | 2.63 | V |
| CTLREF pin input range | $\mathrm{V}_{\text {CREF }} \mathrm{N}$ |  | 1.70 |  | 3.50 | V |
| CTL pin input bias current | lb (CTL) | $\mathrm{V}_{\text {CTL }}=5 \mathrm{~V}$, CTLREF : Open |  |  | 8.0 | $\mu \mathrm{A}$ |
| CTL pin control start voltage | $\mathrm{V}_{\text {CTL }}(\mathrm{ST})$ | With $\mathrm{Rf}=0.5 \Omega, \mathrm{~V}_{\mathrm{LIM}}=5 \mathrm{~V}, \mathrm{I}_{\mathrm{O}} \geqq 10 \mathrm{~mA}$, Hall input logic fixed, (u, v, w = H, H, L) | 2.20 | 2.35 | 2.50 | V |
| CTL pin control switch voltage | $\mathrm{V}_{\text {CTL }}$ (ST2) | $\mathrm{Rf}=0.5 \Omega, \mathrm{~V}_{\mathrm{LIM}}=5 \mathrm{~V}$ | 3.00 | 3.15 | 3.30 | V |
| CTL pin control Gm1 | Gm1 (CTL) | With Rf $=0.5 \Omega, \Delta \mathrm{l}_{\mathrm{O}}=200 \mathrm{~mA}$, <br> Hall input logic fixed, (u, v, w=H,H,L) | 0.52 | 0.65 | 0.78 | A/V |
| CTL pin control Gm2 | Gm2 (CTL) | With $\mathrm{Rf}=0.5 \Omega, \Delta \mathrm{~V}_{\mathrm{CTL}}=200 \mathrm{mV}$, <br> Hall input logic fixed, (u, v, w = H, H, L) | 1.20 | 1.50 | 1.80 | A/V |
| [Current Limit] |  |  |  |  |  |  |
| LIM current limit offset voltage | Voff (LIM) | With $\mathrm{Rf}=0.5 \Omega, \mathrm{~V}_{\mathrm{CTL}}=5 \mathrm{~V}, \mathrm{I}_{\mathrm{O}} \geqq 10 \mathrm{~mA}$, Hall input logic fixed, (u, v, w = H, H, L) | 140 | 200 | 260 | mV |
| LIM pin input bias current | lb (LIM) | With $\mathrm{V}_{\mathrm{CTL}}=5 \mathrm{~V}$, CTLREF: Open, $\mathrm{V}_{\mathrm{LIM}}=0 \mathrm{~V}$ | -2.5 |  |  | $\mu \mathrm{A}$ |
| LIM pin current limit level | I lim | With $\mathrm{Rf}=0.5 \Omega$, $\mathrm{V}_{\mathrm{CTL}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{LIM}}=2.06 \mathrm{~V}$, Hall input logic fixed, (u, v, w = H, H, L) | 830 | 900 | 970 | mA |
| [Hall Amplifier] |  |  |  |  |  |  |
| Hall amplifier input offset voltage | Voff (HALL) |  | -6 |  | +6 | mV |
| Hall amplifier input bias current | lb (HALL) |  |  | 1.0 | 3.0 | $\mu \mathrm{A}$ |
| Hall amplifier common-mode input voltage | Vcm (HALL) |  | 1.3 |  | 3.3 | V |

Continued on next page.

Continued from preceding page.

| Parameter | Symbol |  | Conditions | min | typ | max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| [TRC] |  |  |  |  |  |  |  |
| Torque ripple correction factor | $\mathrm{T}_{\mathrm{RC}}$ | At bottom and peak in Rf waveform at $\mathrm{I}_{\mathrm{O}}=200 \mathrm{~mA}$ (RF $=0.5 \Omega$, ADJ-OPEN) Note 2 |  |  | 9 |  | \% |
| ADJ pin voltage | Vadj |  |  | 2.37 | 2.50 | 2.63 | V |
| [FG Amplifier] |  |  |  |  |  |  |  |
| FG amplifier input offset voltage | Voff (FG) |  |  | -8 |  | +8 | mV |
| FG amplifier input bias current | lb (FG) |  |  | -100 |  |  | nA |
| FG amplifier output saturation voltage | $\mathrm{V}_{\text {Osat }}(\mathrm{FG})$ | At internal pull-up resistor load on sink side |  |  |  | 0.5 | V |
| FG amplifier common-mode input voltage | $\mathrm{V}_{\mathrm{CM}}(\mathrm{FG})$ |  |  | 0.5 |  | 4.0 | V |
| [Saturation] |  |  |  |  |  |  |  |
| Saturation prevention circuit lower set voltage | $\mathrm{V}_{\text {Osat }}(\mathrm{DET})$ | Voltage between each OUT and Rf at $\mathrm{I}_{\mathrm{O}}=10 \mathrm{~mA}$, $\mathrm{Rf}=0.5 \Omega, \mathrm{~V}_{\mathrm{CTL}}=\mathrm{V}_{\mathrm{LIM}}=5 \mathrm{~V}$ |  | 0.175 | 0.25 | 0.325 | V |
| [TSD] |  |  |  |  |  |  |  |
| TSD operation temperature | T-TSD | (Design target) | Note 1 |  | 180 |  | ${ }^{\circ} \mathrm{C}$ |
| TSD temperature hysteresis width | $\Delta T S D$ | (Design target) | Note 1 |  | 20 |  | ${ }^{\circ} \mathrm{C}$ |

Note 1: No measurements are performed for any values listed in the conditions column as design targets.
Note 2: The torque ripple correction factor is calculated using the Rf voltage waveform as follows.


$$
\text { Correction factor }=\frac{2 \times(\mathrm{Vp}-\mathrm{Vb})}{\mathrm{Vp}+\mathrm{Vb}} \quad \times 100(\%)
$$

## Truth Table \& Control Function

|  | Source $\rightarrow$ Sink |  | In |  | FR |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | U | V | W |  |
| 1 | $\mathrm{V} \rightarrow \mathrm{W}$ | H | H | L | H |
|  | $\mathrm{W} \rightarrow \mathrm{V}$ |  |  |  | L |
| 2 | $\mathrm{U} \rightarrow \mathrm{W}$ | H | L | L | H |
|  | $\mathrm{W} \rightarrow \mathrm{U}$ |  |  |  | L |
| 3 | $\mathrm{U} \rightarrow \mathrm{V}$ | H | L | H | H |
|  | $\mathrm{V} \rightarrow \mathrm{U}$ |  |  |  | L |
| 4 | $\mathrm{W} \rightarrow \mathrm{V}$ | L | L | H | H |
|  | $\mathrm{V} \rightarrow \mathrm{W}$ |  |  |  | L |
| 5 | $\mathrm{W} \rightarrow \mathrm{U}$ | L | H | H | H |
|  | $\mathrm{U} \rightarrow \mathrm{W}$ |  |  |  | L |
| 6 | $\mathrm{V} \rightarrow \mathrm{U}$ | L | H | L | H |
|  | $\mathrm{U} \rightarrow \mathrm{V}$ |  |  |  | L |

Note: "H" in the FR column represents a voltage of 2.75 V or more; "L" represents a voltage of 2.25 V or less. (At $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ )
Note: "H" in the Hall input columns represents a state in which " + " has a potential which is higher by 0.01 V or more than that of the "-" phase inputs.
Conversely, "L" represents a state in which "+" has a potential which is lower by 0.01 V or more than that of the "-" phase input.

Note: Since $180^{\circ}$ energized system is used as the drive system, other phases than the sink and source phases are turned off.

## Control Function \& Current Limit Function



## Pin Functions

The pin number in ( ) is for MFP, that in $<>$ is for DIP, and other than these is for QFP.

| Pin name | Pin No. | Function |
| :---: | :---: | :---: |
| FR | 1 (33) <26> | Forward/reverse select pin. The pin voltage selects forward/reverse. (Vth = 2.5 V typ at $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ ) |
| GND | 2 (34) <27> | GND for other than output transistor. Minimum potential of output transistor is at Rf pin. |
| FGin (-) | 5 (3) <28> | Input pin when FG amplifier is used with inverted input. Feedback resistor is connected between this pin and FG-OUT. |
| FGin (+) | $6(4)<1>$ | Noninverting input pin when FG amplifier is used with differential input. Internal bias is not applied. |
| FG-OUT | $8(5)<3>$ | FG amplifier output pin. Resistive load provided internally. |
| CTL | $9(6)<4>$ | Speed control pin. Control is exercised by constant-current drive with current feedback applied from Rf. Gm = 0.65 A/V \& 1.50 A/V typ at $\mathrm{Rf}=0.5 \Omega$ |
| CTLREF | 10 (7) < 5> | Control reference voltage pin. The voltage is set internally to approx. $\mathrm{V}_{\mathrm{CC}} / 2$ but this can be varied by applying voltage through a low impedance (input impedance $=$ approx. $2.5 \mathrm{k} \Omega$ ). |
| LIM | 11 (8) <6> | Current limiting function control pin. The output current is varied linearly by this pin voltage; slope $=0.5 \mathrm{~A} / \mathrm{V}$ typ at $\mathrm{Rf}=0.5 \Omega$. |
| FC | 12 (9) <7> | Speed control loop frequency characteristic correction pin |
| $\mathrm{Uin}^{+}, \mathrm{Uin}^{-}$ <br> Vin ${ }^{+}$, Vin $^{-}$ <br> $\mathrm{Win}^{+}$, Win ${ }^{-}$ | $13,14(10,11)<8,9>$ $15,16(12,13)<10,11>$ $17,18(14,15)<12,13>$ | U-phase Hall device input pin; logic "H" represents IN+> IN-. <br> V-phase Hall device input pin; logic "H" represents $\mathrm{IN}+>\mathrm{IN}-$. <br> W-phase Hall device input pin; logic " H " represents $\mathrm{IN}+>\mathrm{IN}$-. |
| $\mathrm{V}_{\mathrm{CC}}$ | 19 (16) < 14> | Power supply pin for supplying power to all circuits except output section in IC; this voltage must be stabilized so as to eliminate ripple and noise. |
| $\mathrm{V}_{\mathrm{S}}$ | $22(21)<15>$ | Output selection power supply pin |
| ADJ | 23 (22) < 16> | Pin for external adjustment of torque ripple correction factor. When this factor is to be adjusted, a voltage is externally applied to the ADJ pin through a low impedance. If the voltage applied is increased, the factor drops; conversely, if it is reduced, the factor rises. The factor varies between 0 and 2 times that of the open state. (The voltage is set inside to approx. $\mathrm{V}_{\mathrm{CC}} / 2$ internally, and the input impedance is approx. $5 \mathrm{k} \Omega$.) |
| $\begin{aligned} & \text { Rf (PWR) } \\ & \text { Rf (SNS) } \end{aligned}$ | $\begin{aligned} & 24(23)<17> \\ & 33(31)<24> \end{aligned}$ | Output current detection pin. Current feedback is applied to the control section by connecting Rf between this pin and GND. The lower oversaturation prevention circuit and torque ripple correction circuit are activated in accordance with this pin voltage. Since the oversaturation prevention level is set with this voltage, the lower oversaturation prevention effect may deteriorate in the high current range if the Rf value is reduced to an extremely low level. The PWR and SENSE pins must always be connected. |
| Uout <br> Vout Wout | $\begin{aligned} & 27(26)<21> \\ & 29(27)<22> \\ & 31(28)<23> \end{aligned}$ | U-phase output pin <br> V-phase output pin <br> (Built-in spark killer diode) <br> W-phase output pin |
| GSENSE | 34 (32) <25> | GND sensing pin. By connecting this pin to the neighboring GND on the Rf resistor side of the motor GND wire which contains Rf, the effect that GND common impedance exerts on Rf can be eliminated. (This pin must not be left open.) |

Block Diagram


Pin Assignment [LB1889]


Top view

Note: FRAME must be connected to GND for GND
A03960 potential stablization.


Pin Assignment [LB1889M]
(PACKAGE : MFP-36S-LF)


Note: Although there is no internal connection between the FRAME pin and GND, FRAME must be connected to GND externally for GND potential stabilization.


Pin Assignment [LB1889D]

DIP-28HS bent opposite



## Sample Application Circuit [LB1889]

$\square$ Forward/reverse instructing voltage supply pin $\square$ Power GND


## Sample Application Circuit [LB1889M]




## Sample Application Circuit [LB1889D]


Note: The constants provided in this sample application circuit are provided by way of example and are not intended to guarantee the characteristics.

Pin Input/Output Equivalent Circuit
Pin name
Uin (+)
Vin (+)
Vin (-)
Win (+)
Win ( - )

Continued on next page.

Continued from preceding page.
Pin name
FGin ( - )
FGin (+) Input/Output Equivalent Circuit
$\square$ No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.

- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
(1) Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
(2) Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.

■ Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of September, 1995. Specifications and information herein are subject to change without notice.

