| 3-Phase Brushless Motor Driver for |
| :---: | ---: | ---: | ---: | ---: | ---: |
| CD-ROM Spindle Motors |

## Overview

The LB1895 and LB1895D are 3-phase brushless motor drivers for use in CD-ROM spindle motors.

## Functions and Features

- Current linear drive
- V-type control amplifier built in
- Because the power supply for the bias circuit on the upper output side is separate, output with low saturation can be attained by boosting only that power supply. (Effective when $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ )
- Because current is detected on the upper side, there is no voltage loss due to the RF resistance. In addition, the RF voltage reduces the power dissipation within the IC. (Effective when $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V}$ )
- Start/Stop function built in
- Thermal shutdown circuit built in
- Overcurrent protection circuit built in
- Two-channel Hall signal comparator built in. (For detecting rotation direction and Hall FG output)
- Hall device bias built in


## Package Dimensions

unit : mm

## 3222-HSOP28


unit : mm
3196-DIP30SD


## Specifications

## Maximum Ratings at $\mathrm{Ta}=25^{\circ} \mathrm{C}$

| Parameter | Symbol | Conditions | Ratings | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Maximum supply voltage 1 | $V_{\text {CC }} 1$ max |  | 7 | V |
| Maximum supply voltage 2 | $\mathrm{V}_{\mathrm{CC}} 2$ max |  | 14.4 | V |
| Maximum supply voltage 3 | $V_{C C} 3$ max |  | 14.4 | V |
| Applied output voltage | $\mathrm{V}_{\mathrm{O}}$ max |  | 14.4 | V |
| Applied input voltage | $V_{1}$ max |  | $\mathrm{V}_{\mathrm{CC}} 1$ | V |
| Output current | $l_{0}$ max |  | 1.0 | A |
| Allowable power dissipation | Pd max | Indepent IC [LB1895] | 0.5 | W |
|  |  | Glass epoxy board $(114.3 \times 762 \times 1.5 \mathrm{~mm})$ [LB1895D] | 2.4 | W |
| Operating temperature | Topr |  | -20 to +75 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | Tstg |  | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |

## Operating Conditions at $\mathbf{T a}=25^{\circ} \mathrm{C}$

| Parameter | Symbol |  | Conditions | Ratings |
| :---: | :---: | :---: | :---: | :---: |
| Supply voltage | $\mathrm{V}_{C C} 1$ |  | 4 to 6 | V |
|  | $\mathrm{~V}_{C C}{ }^{2}$ | $\geqq \mathrm{~V}_{C C} 1$ | 4 to 13.6 | V |
|  | $\mathrm{~V}_{C C} 3$ |  | 2 to 13.6 | V |

## Application Examples at $\mathbf{T a}=25^{\circ} \mathrm{C}$

(1) 12 V model

| Power supply pins | Conditions | Ratings | Unit |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}} 1$ | REG. voltage | 4 to 6 | V |
| $\mathrm{~V}_{\mathrm{CC}}{ }^{2}=\mathrm{V}_{\mathrm{CC}} 3$ | UN-REG. voltage | 4 to 13.6 | V |

(2) 5 V model

| Power supply pins | Conditions | Ratings | Unit |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}} 1=\mathrm{V}_{\mathrm{CC}} 3$ | REG. voltage | 4 to 6 | V |
| $\mathrm{~V}_{\mathrm{CC}} 2$ | Boost voltage or REG. voltage (Note) | 4 to 13.6 | V |

Note: If $\mathrm{V}_{\mathrm{CC}} 2$ is used as the boost voltage, output with low saturation can be used.

## LB1895, 1895D

Electrical Characteristics at $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}} \mathbf{1}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}{ }^{2}=\mathrm{V}_{\mathrm{CC}} \mathbf{3}=\mathbf{1 2} \mathrm{V}$ (Unless otherwise specified)

| Parameter | Symbol | Conditions | min | typ | max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| [Supply current] |  |  |  |  |  |  |
| Supply current 1 | $I_{\text {cc }} 1$ | $\mathrm{VC}=\mathrm{VC}_{\text {REF }}$ |  | 4 | 7 | mA |
| Supply current 2 | $\mathrm{I}_{\mathrm{cc}}{ }^{2}$ | $\mathrm{VC}=\mathrm{VC}_{\text {REF }}$ |  | 0 | 0.5 | mA |
| Supply current 3 | $\mathrm{I}_{\mathrm{cc}} 3$ | $\mathrm{VC}=\mathrm{VC}_{\text {REF }}$ |  | 150 | 250 | $\mu \mathrm{A}$ |
| Output quiescent current 1 | $\mathrm{I}_{\mathrm{CC}}{ }^{1} \mathrm{OQ}$ | $\mathrm{V}_{\mathrm{S} / \mathrm{S}}=0 \mathrm{~V}$ |  |  | 200 | $\mu \mathrm{A}$ |
| Output quiescent current 2 | $\mathrm{I}_{\mathrm{CC}}{ }^{2} \mathrm{OQ}$ | $\mathrm{V}_{\mathrm{S} / \mathrm{S}}=0 \mathrm{~V}$ |  |  | 30 | $\mu \mathrm{A}$ |
| Output quiescent current 3 | $\mathrm{I}_{\mathrm{CC}}{ }^{3} \mathrm{OQ}$ | $\mathrm{V}_{\mathrm{S} / \mathrm{S}}=0 \mathrm{~V}$ |  |  | 30 | $\mu \mathrm{A}$ |
| [Output] |  |  |  |  |  |  |
| Upper saturation voltage 1 | $\mathrm{V}_{\text {OU }}{ }^{1}$ | $\mathrm{I}_{\mathrm{O}}=-0.5 \mathrm{~A}, \mathrm{~V}_{\mathrm{CC}} 1=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}} 2=\mathrm{V}_{\mathrm{CC}} 3=12 \mathrm{~V}$ |  | 0.8 | 1.3 | V |
| Lower saturation voltage 1 | $\mathrm{V}_{\text {OD }}{ }^{1}$ | $\mathrm{I}_{\mathrm{O}}=0.5 \mathrm{~A}, \mathrm{~V}_{C C} 1=5 \mathrm{~V}, \mathrm{~V}_{C C}{ }^{2}=\mathrm{V}_{C C} 3=12 \mathrm{~V}$ |  | 0.3 | 0.5 | V |
| Upper saturation voltage 2 | $\mathrm{V}_{\text {OU }}{ }^{2}$ | $\mathrm{I}_{\mathrm{O}}=-0.5 \mathrm{~A}, \mathrm{~V}_{C C} 1=\mathrm{V}_{C C} 3=5 \mathrm{~V}, \mathrm{~V}_{C C} 2=12 \mathrm{~V}$ |  | 0.3 | 0.5 | V |
| Lower saturation voltage 2 | $\mathrm{V}_{\mathrm{OD}}{ }^{2}$ | $\mathrm{I}_{\mathrm{O}}=0.5 \mathrm{~A}, \mathrm{~V}_{C C} 1=\mathrm{V}_{C C} 3=5 \mathrm{~V}, \mathrm{~V}_{C C}{ }^{2}=12 \mathrm{~V}$ |  | 0.3 | 0.5 | V |
| Current limiter setting voltage | $\mathrm{VC}_{\mathrm{L}}$ | RRF $=0.43 \Omega$ | 0.25 | 0.32 | 0.4 | V |
| [Hall Amplifier] |  |  |  |  |  |  |
| Hall amplifier common-mode input voltage range | $\mathrm{VH}_{\text {com }}$ |  | 1.2 |  | $\begin{array}{r} \hline \mathrm{v}_{\mathrm{cc} 1} \\ -1.0 \end{array}$ | V |
| Hall amplifier input bias current | $\mathrm{IH}_{\text {IB }}$ |  |  | 1 | 2 | $\mu \mathrm{A}$ |
| Minimum Hall input level | $\mathrm{VH}_{\text {IN }}$ |  | 60 |  |  | mVp-p |
| [S/S pin] |  |  |  |  |  |  |
| High-level voltage | $\mathrm{V}_{\text {S/SH }}$ |  | 2.0 |  | $\mathrm{V}_{\mathrm{CC}}{ }^{1}$ | V |
| Low-level voltage | $\mathrm{V}_{\mathrm{S} / \mathrm{SL}}$ |  |  |  | 0.7 | V |
| Input current | $\mathrm{I}_{\text {S/SI }}$ | $\mathrm{V}_{\mathrm{S} / \mathrm{S}}=5 \mathrm{~V}$ |  |  | 200 | $\mu \mathrm{A}$ |
| LEAK current | $\mathrm{I}_{\mathrm{S} / \mathrm{SL}}$ | $\mathrm{V}_{\mathrm{S} / \mathrm{S}}=0 \mathrm{~V}$ | -30 |  |  | $\mu \mathrm{A}$ |
| [Control stage] |  |  |  |  |  |  |
| VC pin input current | Ivc | $\mathrm{VC}=\mathrm{VC}_{\text {REF }}=2.5 \mathrm{~V}$ |  | 1 | 3 | $\mu \mathrm{A}$ |
| $\mathrm{VC}_{\text {REF }}$ pin input current | IvCREF | $\mathrm{VC}=\mathrm{VC}_{\text {REF }}=2.5 \mathrm{~V}$ |  | 1 | 3 | $\mu \mathrm{A}$ |
| Voltage gain | $V G_{C O}$ | $\Delta \mathrm{VRF} / \mathrm{LVC}$ | 0.2 | 0.25 | 0.3 | Times |
| Rising threshold voltage | $\mathrm{VC}_{\text {TH }}$ | $\mathrm{VC}_{\text {REF }}=2.5 \mathrm{~V}$ | 2.35 |  | 2.65 | V |
| Rising threshold voltage width | $\Delta \mathrm{VC}_{\text {TH }}$ | $\mathrm{VC}_{\text {REF }}=2.5 \mathrm{~V}$ | 50 |  | 150 | mV |
| [Hall supply] |  |  |  |  |  |  |
| Hall supply voltage | $\mathrm{V}_{\mathrm{H}}$ | $\mathrm{I}_{\mathrm{H}}=5 \mathrm{~mA}$ |  | 1.0 | 1.6 | V |
| Allowable current | $\mathrm{I}_{\mathrm{H}}$ |  | 20 |  |  | mA |
| [Thermal shutdown] |  |  |  |  |  |  |
| Operating temperature | TTSD | *D | 150 | 180 | 210 | ${ }^{\circ} \mathrm{C}$ |
| Hysteresis | $\Delta \mathrm{T}_{\text {TSD }}$ | *D |  | 15 |  | ${ }^{\circ} \mathrm{C}$ |
| [Hall comparator] |  |  |  |  |  |  |
| Input offset voltage | $\mathrm{V}_{\text {HCI }}$ offset |  |  |  | 10 | mV |
| Input hysteresis | $\mathrm{V}_{\text {HCI }}$ hys |  | 3 | 8 | 15 | mV |
| Output ON voltage | $\mathrm{V}_{\text {OU }}$ |  |  |  | 0.3 | V |
| Output OFF voltage | $\mathrm{V}_{\mathrm{OD}}$ | Note | 4.7 |  |  | V |
| Output current (sink) | ISINK |  | 3 |  |  | mA |

Note: When in S/S OFF (standby) state, the Hall comparator goes high.
*D stands for design target; this value is not measured.


## Truth Table

|  | Source $\rightarrow$ sink |  | nput |  | Control VC |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | U | V | W |  |
| 1 | W phase $\rightarrow$ V phase | H | H | L | H |
|  | $V$ phase $\rightarrow$ W phase |  |  |  | L |
| 2 | W phase $\rightarrow$ U phase | H | L | L | H |
|  | $U$ phase $\rightarrow$ W phase |  |  |  | L |
| 3 | $V$ phase $\rightarrow$ W phase | L | L | H | H |
|  | W phase $\rightarrow$ V phase |  |  |  | L |
| 4 | U phase $\rightarrow$ V phase | L | H | L | H |
|  | $V$ phase $\rightarrow$ U phase |  |  |  | L |
| 5 | $V$ phase $\rightarrow$ U phase | H | L | H | H |
|  | U phase $\rightarrow$ V phase |  |  |  | L |
| 6 | $U$ phase $\rightarrow$ W phase | L | H | H | H |
|  | W phase $\rightarrow$ U phase |  |  |  | L |

Inputs
H : For each phase input 2, phase input 1 is at a higher electric potential of 0.2 V or more.
L : For each phase input 2, phase input 1 is at a lower electric potential of 0.2 V or more.

## LB1895 Pin Assignment



## LB1895 Block Diagram



## Pin Descriptions

Note: Numbers within ( ) are for LB1895D

\begin{tabular}{|c|c|c|c|c|}
\hline Pin No. \& Symbol \& Voltage \& Equivalent circuit \& Description <br>
\hline 4 \& $\mathrm{V}_{C C}{ }^{2}$ \& 4 V to 13.6 V \& \& Supply pin that provides pre-drive voltage for the source side. <br>
\hline 6 (5) \& $\mathrm{V}_{\mathrm{CC}} 3$ \& 2 V to 13.6 V \& \& Supply pin that provides voltage for the constant current control amplifier. <br>
\hline 8 (10) \& $\mathrm{V}_{\mathrm{CC}} 1$ \& 4 V to 6 V \& \& Supply pin that provides voltage for all circuits except the output transistor, source-side pre-drive, and constant current control amplifier. <br>
\hline 9 (11) \& $\mathrm{V}_{\text {COMPO }}$ \& \&  \& V-phase Hall element waveform Schmitt comparator output pin. <br>
\hline 10 (12) \& $\mathrm{W}_{\text {COMPO }}$ \& \& A06717 \& W-phase Hall element waveform Schmitt comparator output pin. <br>
\hline $12(13)$
$13(14)$ \& $U_{\text {IN } 1}$

$U_{\text {IN } 2} 2$ \& $$
\begin{aligned}
& 1.2 \mathrm{~V} \text { to } \\
& \mathrm{V}_{\mathrm{CC}} 1-1 \mathrm{~V}
\end{aligned}
$$ \&  \& U-phase Hall element input pin. Logic HIGH is represented by $\mathrm{U}_{\mathrm{IN}} 1>\mathrm{U}_{\mathrm{IN}} 2$. <br>

\hline $14(15)$
$15(16)$ \& $\mathrm{V}_{\text {IN }} 1$
$\mathrm{~V}_{\text {IN }} 2$ \& \&  \& V-phase Hall element input pin, and V-phase Schmitt comparator input pin for reverse detection. Logic HIGH is represented by $\mathrm{V}_{\mathrm{IN}} 1>\mathrm{V}_{\mathrm{IN}} 2$. <br>
\hline $16(17)$
$17(18)$ \& $W_{\text {IN }} 1$
$W_{\text {IN }}{ }^{2}$ \& $\mathrm{V}_{\mathrm{CC}} 1-1 \mathrm{~V}$ \&  \& W-phase Hall element input pin, and W-phase Schmitt comparator input pin for reverse detection. Logic HIGH is represented by $\mathrm{W}_{\mathrm{IN}}{ }^{1}>\mathrm{W}_{\mathrm{IN}^{2}} 2$. <br>
\hline 18 (19) \& VH \& \& A06720 \& This pin provides the lower bias voltage for the Hall element. <br>
\hline
\end{tabular}

Continued on next page.

Continued from preceding page.

| Pin No. | Symbol | Voltage | Equivalent circuit | Description |
| :---: | :---: | :---: | :---: | :---: |
| 19 (20) | S/S | 0 V to $\mathrm{V}_{\mathrm{CC}}{ }^{1}$ | A06721 | None of the circuits operate if the voltage on this pin is 0.7 V or less, or if this pin is open. <br> When driving the motor, the voltage on this pin must be 2 V or more. |
| 20 (21) | SIG GND |  |  | Ground connection for all circuits except the outputs. |
| 22 (25) | FC |  | A06722 | Control loop frequency characteristics compensation pin. Connect a capacitor between this pin and GND to stop closed loop oscillation in the current control system. |
| 23 (26) | $V C_{\text {REF }}$ | 2 V to 3 V |  | Control reference voltage application pin. This voltage determines the control start voltage. |
| 24 (27) | VC | 0 V toV $\mathrm{CCC}^{1}$ |  | Speed control voltage application pin. V-type control, where: <br> $\mathrm{VC}>\mathrm{VC}_{\text {REF }}=$ forward and <br> $\mathrm{VC}<\mathrm{VC}_{\text {REF }}=$ reverse |
| 25 (29) | W OUT |  |  | W-phase output pin. |
| 27 (30) | PWR GND |  |  | Output transistor ground. |
| 1 | $\mathrm{V}_{\text {OUT }}$ |  |  | V-phase output pin. |
| 2 | UOUT |  |  | U-phase output pin. |
| 7 (6) | RF |  |  | Upper output NPN transistor collector pin (three-phase common). Connect a resistor between $\mathrm{V}_{\mathrm{CC}} 3$ and the RF pin for current detection. When this voltage is detected, the constant current control and current limiter circuits function. |

## LB1895 Sample Application Circuit (1)



## LB1895 Sample Application Circuit (2)



## Between power supply and GND, Output and GND, and between Hall inputs:

The capacitors may change, depending on the motor.
The capacitor between the Hall inputs in particular may not be required with some motors.

## LB1895D Sample Application Circuit (1)



## LB1895D Sample Application Circuit (2)



Between power supply and GND, Output and GND, and between Hall inputs:
The capacitors may change, depending on the motor.
The capacitor between the Hall inputs in particular may not be required with some motors.

## LB1895,1895D - Example of using a comparator to detect the direction of rotation



When $\mathrm{VC} \leqq \mathrm{VC}_{\text {REF }}$


When the phasing is as shown above, the direction of rotation is determined to be
"forward" if $\mathrm{W}_{\text {COMPO }}$ is low at the rising edge of $\mathrm{V}_{\text {COMPO }}$, and
"reverse" if $W_{\text {COMPO }}$ is high at the rising edge of $\mathrm{V}_{\text {COMPO }}$.

1) Reverse full braking method

Braking is applied with $\mathrm{VC}=\mathrm{L}$ until reverse rotation is detected. The moment that reverse rotation is detected, the driving power is turned off or a short pulse is input.
2) Intermittent braking method


If braking is applied according to the value obtained by OR logic in $\mathrm{V}_{\mathrm{COMPO}}$ and $\mathrm{W}_{\mathrm{COMPO}}$ together, for example, reverse braking is applied according to the following timing.

As a result, when the rotation speed is fast, braking is applied many times; at slower speeds, braking is applied fewer times. Furthermore, if the $\mathrm{V}_{\mathrm{COMPO}}$ and $\mathrm{W}_{\mathrm{COMPO}}$ logic combination is changed, the duty of $\mathrm{VC}=0 \mathrm{~V}-2.5 \mathrm{~V}$ also changes.

The following graph illustrates the change in the rotation speed after braking is applied under methods 1 and 2 described above.

$\square$ No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.

- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
(1) Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
(2) Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of April, 1997. Specifications and information herein are subject to change without notice.

