Monolithic Digital IC



LB1916


## **CD-ROM Spindle Motor Driver**

## **Overview**

The LB1916 is a 3-phase motor driver that is optimal for driving CD-ROM spindle motors.

## **Functions and Features**

- 3-phase brushless motor driver
- 120° voltage linear drive control
- V-type input used for the control voltage




- · Control gain switching supported
- Pins for system control and control of acceleration and deceleration provided.
- Start/stop pin provided.
- Hall bias circuit

## **Package Dimensions**

unit: mm

### 3219-QFP34H-C



## Specifications

#### Absolute Maximum Ratings at $Ta = 25^{\circ}C$

Parameter	Symbol	Conditions	Ratings	Unit
	V <sub>CC</sub> 1 max		14	V
Maximum supply voltage	V <sub>CC</sub> 2 max		7.0	V
Output voltage	V <sub>O</sub> U, V, W		13	V
Output current	IOUT		1.0	Α
Allowable power dissipation	Pd max	Independent IC	0.77	W
Operating temperature	Topr		-20 to +75	°C
Storage temperature	Tstg		-55 to +150	°C

#### Allowable Operating Ranges at $Ta = 25^{\circ}C$

Parameter	Symbol	Conditions	Ratings	Unit
	V <sub>CC</sub> 1		5 to 12.5	V
Supply voltage	V <sub>CC</sub> 2	$V_{CC}1 \ge V_{CC}2$	4.3 to 6.5	V
V <sub>CREF</sub> input voltage	V <sub>CREF</sub>		V <sub>CC</sub> 2/2±1.0	V

SANYO Electric Co., Ltd. Semiconductor Bussiness Headquarters TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110 JAPAN

# Electrical Characteristics at Ta = 25°C, $V_{CC}1$ = 12 V, $V_{CC}2$ = 5 V

Parameter	Symbol	Conditions	Ratings			Unit
i arameter	Cymbol	Conditions	min	typ	max	01110
Supply current drain	I <sub>CC</sub> 1	$V_{C} = 2.5 \text{ V},  V_{CREF} = 2.5 \text{ V},  \text{R}_{L} = \infty,$ VS/S = 5  V,  VRF = GND		17	30	mA
	I <sub>CC</sub> 2	$V_{C} = 2.5 \text{ V}, V_{CREF} = 2.5 \text{ V}$		7.5	10.5	mA
(I <sub>CC</sub> for V <sub>CC</sub> 1)	I <sub>CC</sub> 3	$V_{C} = 2.5 \text{ V}, V_{CREF} = 2.5 \text{ V}, R_{L} = \infty,$ VS/S = 0 V, VRF = GND		0.9	3	mA
[Drive Block]						
Output saturation voltage	V <sub>O</sub> (sat)1	I <sub>OUT</sub> = 0.4 A, sink + source		1.6	2.2	V
output Saturation voltage	V <sub>O</sub> (sat)2	I <sub>OUT</sub> = 0.8 A, sink + source		2.0	3.0	V
Output TRS sustainable voltage	V <sub>O</sub> (sus)	I <sub>OUT</sub> = 20 mA, *	14			V
Output center voltage	V <sub>OQ</sub>	$V_{C}$ = 2.5 V, $V_{CREF}$ = 2.5 V	5.7	6.0	6.3	V
Hall amplifier input offset voltage	VH offset		-5		+5	mV
Hall amplifier input bias current	IH bias			1	5	μA
Hall amplifier common-mode input voltage range	VHch		1.3		2.2	V
Hall input/output voltage gain	VG <sub>HO</sub>		38	41	44	dB
Control - output drive gain 1	VG <sub>CO</sub> 1	RZ1 = RZ2, GC1 = L, GC2 = L	23	26		dB
Control - output channel difference 1	$\Delta VG_{CO}1$	RZ1 = RZ2, GC1 = L, GC2 = L	-1.5		+1.5	dB
Control - output drive gain 2	VG <sub>CO</sub> 2	RZ1 = RZ2, GC1 = L, GC2 = H	29	32		dB
Control - output channel difference 2	$\Delta VG_{CO}^2$	RZ1 = RZ2, GC1 = L, GC2 = H	-1.9		+1.9	dB
Input dead band voltage	V <sub>DZ</sub>	RZ1 = RZ2, GC1 = L, GC2 = H V <sub>O</sub> (voltage between out and OUT) = 0.1 V		±24	±50	mV
Input bias current 1	I <sub>B</sub> SERVO	VC = 1.0 V			500	nA
S/S pin high-level voltage	VS/S H	Inputs are CMOS level, (See Note.) S/S pin Vth = V <sub>CC</sub> 2/2	4.0			V
S/S pin low-level voltage	VS/S L	Inputs are CMOS level, (See Note.) S/S pin Vth = V <sub>CC</sub> 2/2			1.0	V
Gain control 1 high-level voltage	V <sub>GC</sub> 1 H	Inputs are CMOS level, (See Note.) GC1 pin Vth = 2.0 V	4.0			V
Gain control 1 low-level voltage	V <sub>GC</sub> 1 L	Inputs are CMOS level, (See Note.) GC1 pin Vth = 2.0 V			1.0	V
Gain control 2 high-level voltage	V <sub>GC</sub> 2 H	Inputs are CMOS level, (See Note.) GC2 pin Vth = 2.0 V	4.0			V
Gain control 2 low-level voltage	V <sub>GC</sub> 2L	Inputs are CMOS level, (See Note.) GC2 pin Vth = 2.0 V			1.0	V
S/S pin input current	IS/S	Input voltage = 5 V		50	100	μA
Gain control 1 and 2 current	I <sub>GC</sub>	Input voltage = 5 V		53	110	μA
Potation output saturation voltage	V(sat)H.FG1, 2	$I_{O} = -5 \text{ mA}$		0.24	0.5	V
Rotation output saturation voltage	V(sus)H.FG1, 2	*			7	V
Hall bias voltage	VH±	I <sub>O</sub> = 5 mA, R <sub>H</sub> = 200 Ω	0.7	0.97	1.2	V
CTRL pin high-level voltage	VS/S H	CTRL1 and CTRL2 are common, Inputs are CMOS level, (See Note.) CTRL pin Vth = 2.5 V	4.0			v
CTRL pin low-level voltage	VS/S L	CTRL1 and CTRL2 are common, Inputs are CMOS level, (See Note.) CTRL pin Vth = 2.5 V			1.0	v
CTRL input pin	I <sub>CTRL</sub>	Input voltage = 5 V		53	110	μA
Thermal shutdown operating voltage	TSD	*	150	180	210	°C
Thermal shutdown hysteresis	ΔTSD	*		15		°C

Note: Items marked with an asterisk are design target values and are not tested.

## Hall Logic Truth Table

	0	Hall input				
	Source $\rightarrow$ Sink	U <sub>IN</sub>	V <sub>IN</sub>	W <sub>IN</sub>	Forward/reverse control	
	$W\toV$	Н	н	L	Forward	
1	$V\toW$				Reverse	
	$W\toU$				Forward	
2	$U\toW$	Н	L	L	Reverse	
	$V \rightarrow W$		L	н	Forward	
3	$W\toV$	L			Reverse	
	$U \rightarrow V$		н	L	Forward	
4	V→> U	L			Reverse	
_	$V \rightarrow U$			L H	Forward	
5	$U\toV$	Н			Reverse	
	$U\toW$			н	Forward	
6	$W\toU$	L	Н		Reverse	

An input "H" state is defined as  $U_{IN}1>U_{IN}2,\,V_{IN}1>V_{IN}2,$  and the potential difference is at least 0.2 V.

When  $V_C > V_{CREF}$ : Forward rotation

When  $V_C < V_{CREF}$ : Reverse rotation


#### Mode Switching Truth Table

CTRL0	CTRL1	Mode
L	L	Control
L	Н	Control
Н	L	Acceleration
Н	Н	Deceleration


The low level is 0 to 1.0 V

The high level is 4.0 V or higher

### **Pin Assignment**




### **Peripheral Circuit Example**



A06902

### **Block Diagram**



### **Pin Functions**

Pin No.	Pin	Pin voltage	Pin function	Equivalent circuit
3, 4, 20, 21	GND		• GND	
23 22 19	U <sub>OUT</sub> Vout Wout		<ul> <li>Outputs</li> <li>Connect these pins to the motor.</li> </ul>	Vcc1 (33) (22) (19) 777 Rf A06904
17	Rf		<ul> <li>Ground for the output transistors</li> <li>The output current can be detected as a voltage by connecting a resistor between the Rf pin and ground. This can then be used to implement overcurrent protection.</li> </ul>	V <sub>CC</sub> 2
18, 24, 7	NC		No connection	
16	V <sub>CC</sub> 2	4.3 to 6.5 V	<ul> <li>Power supply for circuits other than the output block</li> <li>The power supply provided by this pin must be well stabilized so that noise does not occur.</li> </ul>	
15 14	Z1 Z2		<ul> <li>Connections for the resistors that set the front-end amplifier gain</li> <li>Z1 and Z2 are common, and have a resistance of between a few tens of kΩ and a few hundreds of kΩ.</li> <li>The gain is about 6 dB.</li> </ul>	VCC <sup>2</sup> VCC <sup>2</sup> VCC <sup>2</sup> (15)(14)(15)(14) (15)(14)(15)(14)(15)(15)(15)(15)(15)(15)(15)(15)(15)(15
13 12	Vc V <sub>CREF</sub>	$\frac{V_{CC}2}{2} \pm 1.0$	• $V_C$ is the speed control pin. When $V_C > V_{CREF}$ : Forward rotation When $V_C < V_{CREF}$ : Reverse rotation The output voltage is controlled by the $V_C$ voltage. • $V_{CREF}$ determines the motor control stop voltage. Normally, this will be $V_{CC}2/2$ .	VCC <sup>2</sup>
11 10	GC1 GC2	0 to V <sub>CC</sub> 2	<ul> <li>I/O gain switching input</li> <li>GC1 switches Z1 and Z2 for the front end amplifier. When GC1 is low, Z1 is selected, and when GC1 is high, Z2 is selected. GC2 switches the amplifier in the second stage.</li> </ul>	VCC2 11 10 10 10 10 10 10 10 10 10

Continued on next page.

Continued from preceding page.

Pin No.	Pin	Pin voltage	Pin function	Equivalent circuit
9 8	CTRLø CTRL1	0 to V <sub>CC</sub> 2	Operating mode switching input     These pins select control, acceleration, or deceleration according to the mode switching truth table.	9 8 406909
6	S/S	0 to V <sub>CC</sub> 2	<ul> <li>Apply a high level to the S/S pin for start, and a low level for stop.</li> <li>The threshold is V<sub>CC</sub>2/2.</li> </ul>	6 M M M M M M A06910
5	FC		<ul> <li>Oscillation can be prevented by connecting a capacitor between the FC pin and ground to lower the I/O gain frequency characteristics.</li> </ul>	5
2 1 34 33 32 31	Win2 Win1 Vin1 Vin2 Uin2 Uin1	1.3 to 2.2 V	• W phase Hall element inputs Logic high is when $W_{IN}1 > W_{IN}2$ . • V phase Hall element inputs Logic high is when $V_{IN}1 > V_{IN}2$ . • U phase Hall element inputs Logic high is when $U_{IN}1 > U_{IN}2$ .	2 34 32 777 777 777 777 777 777 777
30 29	VH+ VH-	2.4 V 1.4 V	• Hall element power supply There is a potential difference of 1.0 V between VH+ and VH−.	CO CO CO CO CO CO CO CO CO CO CO CO CO C

Continued on next page.

Continued from preceding page.

Pin No.	Pin	Pin voltage	Pin function	Equivalent circuit
28 27	HFG2 HFG1	0 to V <sub>CC</sub> 2	<ul> <li>Hall FG pins</li> <li>The Hall waveform is modified and used as FG pulses.</li> <li>The phase relationship between HFG1 and HFG2 is used as a forward/reverse signal.</li> </ul>	VCC2 (28) (27) (27) (27) (27) (27) (28) (27) (28) (27) (28) (27) (28) (27) (28) (27) (28) (27) (28) (27) (28) (27) (28) (27) (28) (27) (28) (27) (28) (27) (28) (27) (28) (27) (27) (28) (27) (27) (28) (27)
26	CL	0 to V <sub>CC</sub> 2	<ul> <li>The current limiter operates when the Rf pin voltage reaches the voltage on the CL pin.</li> <li>The CL potential is determined externally.</li> </ul>	VCC <sup>2</sup>
25	V <sub>CC</sub> 1	5 to 12.5 V	<ul> <li>Power supply for the output block</li> <li>The power supply provided to this pin must be well stabilized so that noise does not occur.</li> </ul>	

- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
  - ① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
  - ② Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of May, 1997. Specifications and information herein are subject to change without notice.