

## LC35256FM, FT-55U/70U

# 256K (32768 words $\times$ 8 bits) SRAM Control Pins: $\overline{\text{OE}}$ and $\overline{\text{CE}}$

### Preliminary

### **Overview**

The LC35256FM and LC35256FT are asynchronous silicon-gate CMOS SRAMs with a 32K-word by 8-bit structure. These are full-CMOS devices with 6 transistors per memory cell, and feature low-voltage operation, a low operating current drain, and an ultralow standby current. Control inputs include  $\overline{OE}$  for fast memory access and  $\overline{CE}$  (chip enable) for power saving and device selection. This makes these devices optimal for systems that require low power or battery backup, and makes memory expansion easy. The ultralow standby current allows these devices to be used with capacitor backup as well.

### **Features**


- Supply voltage range: 4.5 to 5.5 V
- Access time at 5 V operation: LC35256FM, FT-55U: 55 ns (maximum) LC35256FM, FT-70U: 70 ns (maximum)
- Standby current:  $3.0 \ \mu A \ (Ta \le 70^{\circ}C)$  $5.0 \ \mu A \ (Ta \le 85^{\circ}C)$
- Operating temperature: -40 to +85°C
- Data retention voltage: 2.0 to 5.5 V
- All I/O levels: TTL compatible
- Input/output shared function pins, 3-state output pins
- No clock required
- Package

28-pin SOP (450 mil) plastic package: LC35256FM 28-pin TSOP (8 × 13.4 mm) plastic package: LC35256FT

### **Package Dimensions**


unit: mm

### 3187A-SOP28D



unit: mm


### 3221-TSOP28 (Type I)




- Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications.
- SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO products described or contained herein.

SANYO Electric Co., Ltd. Semiconductor Company TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110-8534 JAPAN


### Pin Assignment (Top view)





LC35256FM

### **Block Diagram**



### **Pin Functions**

A0 to A14	Address input
WE	Read/write control input
OE	Output enable input
CE	Chip enable input
I/O1 to I/O8	Data I/O
V <sub>CC</sub> , GND	Power supply, ground

### **Function Table**

Mode	CE	ŌE	WE	I/O	Supply current
Read cycle	L	L	н	Data output	I <sub>CCA</sub>
Write cycle	L	Х	L	Data input	I <sub>CCA</sub>
Output disable	L	Н	н	High impedance	I <sub>CCA</sub>
Unselected	н	Х	Х	High impedance	I <sub>CCS</sub>

## Specifications Absolute Maximum Ratings

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	V <sub>CC</sub> max		7.0	V
Input pin voltage	V <sub>IN</sub>		-0.3* to V <sub>CC</sub> + 0.3	V
I/O pin voltage	V <sub>I/O</sub>		-0.3 to V <sub>CC</sub> + 0.3	V
Operating temperature	Topr		-40 to +85	°C
Storage temperature	Tstg		-55 to +125	°C

Note: \* The minimum value is -3.0 V for pulse widths under 30 ns.

### I/O Capacitances at $Ta = 25^{\circ}C$ , f = 1 MHz

Parameter	Symbol	Conditions		Unit		
Falanielei	Symbol	Conditions	min	typ	max	Unit
I/O pin capacitance	C <sub>I/O</sub>	$V_{I/O} = 0 V$		6	10	pF
Input pin capacitance	CI	V <sub>IN</sub> = 0 V		6	10	pF

Note: All units are not tested; only samples are tested.

### DC Allowable Operating Ranges at Ta = –40 to +85°C, $V_{CC}$ = 4.5 to 5.5 V

Parameter	Symbol	Conditions		Unit		
Falameter	Symbol	Conditions	min	typ	max	
Supply voltage	V <sub>CC</sub>		4.5	5.0	5.5	V
	V <sub>IH</sub>		2.2		V <sub>CC</sub> + 0.3	V
Input voltage	V <sub>IL</sub>		-0.3*		+0.8	V

Note: \* The minimum value is -3.0 V for pulse widths under 30 ns.

### DC Electrical Characteristics at Ta = –40 to +85°C, $V_{CC}$ = 4.5 to 5.5 $\rm V$

Parameter		Ourshall	0	ditions			Ratings		Unit
Paramen	er	Symbol	Conc	min typ*		max	Unit		
Input leakage current		ILI	$V_{IN} = 0$ to $V_{CC}$			-1.0		+1.0	μA
Output leakage current		ILO	$V_{\overline{CE}} = V_{IH} \text{ or } V_{\overline{OE}} = V_{IH} \text{ or } V_{\overline{WE}} = V_{IL},$ $V_{I/O} = 0 \text{ to } V_{CC}$			-1.0		+1.0	μA
Output high-level voltage		V <sub>OH</sub>	I <sub>OH</sub> = -1.0 mA			2.4			V
Output low-level voltage		V <sub>OL</sub>	I <sub>OL</sub> = 2.0 mA					0.4	V
	I <sub>CCA2</sub>	$V_{CE}$ = V <sub>IL</sub> , I <sub>I/O</sub> = 0 mA, V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>					5.0	mA	
Operating ourrant drain	TTI inpute		$\label{eq:Vcentral} \begin{array}{l} V_{\overline{CE}} = V_{IL},  V_{IN} = V_{IH} \\ \text{or } V_{IL},  I_{I/O} = 0   \text{mA}, \\ \text{Duty } 100   \% \end{array}$	Min.	LC35256FM, FT-55U		40	45	
Operating current drain	TTL inputs	I <sub>CCA3</sub>		cycle	LC35256FM, FT-70U		35	40	mA
				1 µs c	/cle		3.5	6.0	
					Ta ≤ 25°C		0.05		
Standby made	V <sub>CC</sub> – 0.2 V/		$V_{CE} \ge V_{CC} - 0.2 V,$		Ta ≤ 60°C			1.5	
Current drain	0.2 V inputs	ICCS1	$V_{IN} = 0$ to $V_{CC}$		Ta ≤ 70°C			3.0	μA
			Ta ≤ 85°C			5.0			
	TTL inputs	I <sub>CCS2</sub>	$V_{\overline{CE}} = V_{IH}, V_{IN} = 0$ to	V <sub>CC</sub>				1.0	mA

Note: \* Reference values when  $V_{CC}$  = 5 V and Ta = 25°C.

### AC Electrical Characteristics at Ta = -40 to +85°C, $V_{CC}$ = 4.5 to 5.5 V

AC test conditions

Input pulse voltage levels:  $V_{IH} = 2.4 V$ ,  $V_{IL} = 0.6 V$ 

Input rise and fall times: 5 ns

Input and output timing levels: 1.5 V

Output load: 30 pF + 1 TTL gate (including the jig capacitance)

### Read Cycle


		LC35256FM, FT					
Parameter	Symbol	-5	5U	-70U		Unit	
		min	max	min	max		
Read cycle time	t <sub>RC</sub>	55		70		ns	
Address access time	t <sub>AA</sub>		55		70	ns	
CE access time	t <sub>CA</sub>		55		70	ns	
OE access time	t <sub>OA</sub>		30		35	ns	
Output hold time	t <sub>OH</sub>	10		10		ns	
CE output enable time	t <sub>COE</sub>	5		10		ns	
OE output enable time	t <sub>OOE</sub>	5		5		ns	
CE output disable time	t <sub>COD</sub>		20		30	ns	
OE output disable time	t <sub>OOD</sub>		20		25	ns	

### Write Cycle

				Unit		
Parameter	Symbol	-55U			-7(	
		min	max	min	max	]
Write cycle time	t <sub>WC</sub>	55		70		ns
Address setup time	t <sub>AS</sub>	0		0		ns
Write pulse width	t <sub>WP</sub>	40		50		ns
CE setup time	t <sub>CW</sub>	50		60		ns
Write recovery time	t <sub>WR</sub>	0		0		ns
CE write recovery time	t <sub>WR1</sub>	0		0		ns
Data setup time	t <sub>DS</sub>	25		30		ns
Data hold time	t <sub>DH</sub>	0		0		ns
CE data hold time	t <sub>DH1</sub>	0		0		ns
WE output enable time	t <sub>WOE</sub>	5		5		ns
WE output disable time	t <sub>WOD</sub>		20		30	ns

### **Timing Charts**

[Read cycle] \*1



Notes:1. WE must be held at the high level during the read cycle.

- 2. Do not apply reverse phase signals to the  $D_{OUT}$  pins when those pins are in the output state. 3. The time t<sub>WP</sub> is the period when both  $\overline{CE}$  and  $\overline{WE}$  are low. It is defined as the time from the fall of  $\overline{WE}$  to the rise of  $\overline{CE}$  or  $\overline{WE}$ , whichever occurs first.
- 4. The time t<sub>CW</sub> is the period when both  $\overline{CE}$  and  $\overline{WE}$  are low. It is defined as the time from the fall of  $\overline{CE}$  to the rise of  $\overline{CE}$  or  $\overline{WE}$ , whichever occurs first.
- 5. The D<sub>OUT</sub> pins will be in the high-impedance state if any one of the following hold: OE is at the high level, CE is at the high level, or WE is at the low level
- 6. The  $\overline{OE}$  pin must be either held high or held low during the write cycle.
- 7. D<sub>OUT</sub> has the same phase as the write data during this write cycle.

### **Circuit Design Notes**

When designing application circuits, always take the following into consideration and design the circuits so that the absolute maximum ratings are never exceeded.

- Supply voltage fluctuations
- Sample-to-sample variations in the electrical characteristics of the electronic components used, including semiconductor devices, resistors, and capacitors.
- Ambient temperature
- Variations in the input and clock signals
- The application of abnormal pulses

Furthermore, be sure to operate this device within the stipulated ranges of all parameters for which an allowable operating range is specified.

When CMOS IC input pins are left in the open state, through currents may occur in internal circuits to which intermediate voltage levels are applied, and this can result in incorrect circuit operation. Be sure to handle all unused input pins as specified in the device documentation.


### Data Retention Conditions at Ta = -40 to $+85^{\circ}C$

Parameter	Symbol	Conditi	min	typ*	max	Unit	
Data retention supply voltage	V <sub>DR</sub>	$V_{\overline{CE}} \ge V_{CC} - 0.2 V$	2.0		5.5	V	
Data retention supply current	ICCDR		Ta ≤ 25°C		0.02		μA
		$V_{CC} = 3.0 \text{ V}$ $V_{\overline{CE}} \ge V_{CC} - 0.2 \text{ V}$	Ta ≤ 60°C			1.0	
		$V_{\overline{CE}} \ge V_{CC} - 0.2 V$	Ta ≤ 70°C			2.0	μΑ
			Ta ≤ 85°C			3.5	
Chip enable setup time	t <sub>CDR</sub>			0			ns
Chip enable hold time	t <sub>R</sub>			t <sub>RC</sub> **			ns

Note: \* Reference values for  $V_{CC}$  = 3 V, Ta = 25°C.

\*\* t<sub>RC</sub>: Read cycle time

### **Data Retention Waveforms**



Note: \* V<sub>CCL</sub> 5 V operation: 4.5 V

- Specifications of any and all SANYO products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Electric Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Electric Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of May, 2000. Specifications and information herein are subject to change without notice.