

# LC74730M

# **On-Screen Display Controller LSI**

### Preliminary

### **Overview**

The LC74730M is a CMOS LSI for on-screen display, a function that displays characters and patterns on a TV screen under microprocessor control. (The LC74730M supports the S-VCR format.) The characters displayed have an  $8 \times 8$  dots structure and a dot interpolation function is provided. The LC74730M display 10 lines of 24 characters each.


### **Features**

- Screen format: 10 lines × 24 characters (up to 240 characters)
- Character format: 8 (horizontal) × 8 (vertical) (interpolation function provided)
- Character sizes: Three horizontal sizes and 3 vertical sizes
- Number of characters in font: 64 characters
- Display start position
  - Horizontal: 64 positions
  - Vertical: 64 positions
- Blinking: In character units
- Types of blinking: Two types with approximately 1.0 sec. and 0.5 sec.
- Background color: Four background colors (in internal synchronization mode)
- (For the PAL-M format: 1 color; blue background)
- External control input: 8-bit serial data input format
- Built-in sync separator circuit
- Built-in synchronization recognition circuit: Recognizes whether or not external synchronizing signals are present
- Video output: NTSC and PAL-M format composite outputs, Y-C output


## **Package Dimensions**

unit: mm

#### 3073A-MFP30S



### **Pin Assignment**



# **Specifications**

### Absolute Maximum Ratings at $Ta = 25^{\circ}C$

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	V <sub>DD</sub> max	V <sub>DD</sub> 1, V <sub>DD</sub> 2	$\rm V_{SS}$ – 0.3 to $\rm V_{SS}$ + 7.0	V
Maximum input voltage	V <sub>IN</sub> max	All input pins	$V_{SS}$ – 0.3 to $V_{DD}$ + 0.3	V
Maximum output voltage	V <sub>OUT</sub> max	CSYN <sub>OUT</sub> , SYNC <sub>JDG</sub> , SEP <sub>OUT</sub>	$V_{SS}$ – 0.3 to $V_{DD}$ + 0.3	V
Allowable power dissipation	Pd max		300	mW
Operating temperature	Topr		-30 to +70	°C
Storage temperature	Tstg		-40 to +125	°C

### Allowable Operating Ranges at Ta = -30 to $+70^{\circ}C$

Parameter	Symbol	Conditions	min	typ	max	Unit
Supply voltage	V <sub>DD</sub> 1	V <sub>DD</sub> 1	4.5	5.0	5.5	V
Supply voltage	V <sub>DD</sub> 2	V <sub>DD</sub> 2	4.5	5.0	1.27 V <sub>DD</sub> 1	V
Input high-level voltage	V <sub>IH</sub> 1	RST, CS, SIN, SCLK	0.8 V <sub>DD</sub> 1		V <sub>DD</sub> 1 + 0.3	V
input high-level voltage	V <sub>IH</sub> 2	CTRL1 to CTRL3, SEPIN	0.7 V <sub>DD</sub> 1		V <sub>DD</sub> 1 + 0.3	V
Input low-level voltage	V <sub>IL</sub> 1	RST, CS, SIN, SCLK	V <sub>SS</sub> – 0.3		0.2 V <sub>DD</sub> 1	V
Input low-level voltage	V <sub>IL</sub> 2	CTRL1 to CTRL3, SEPIN	V <sub>SS</sub> – 0.3		0.3 V <sub>DD</sub> 1	V
Composite video input voltage	V <sub>IN</sub> 1	CVIN		2 Vp-p		V
Composite video input voltage	V <sub>IN</sub> 2	SYNIN		2 Vp-p	2.5 Vp-p	V
Input voltage	V <sub>IN</sub> 3	The Xtal <sub>IN</sub> oscillator pin (in external clock input mode) Expected value (design target value)	140			mV
Oscillator frequency	f <sub>OSC</sub> 1	The Xtal <sub>IN</sub> and Xtal <sub>OUT</sub> oscillator pins $(2f_{sc})$		7.159		MHz
	f <sub>OSC</sub> 2	The $OSC_{IN}$ and $OSC_{OUT}$ oscillator pins (LC oscillator)	5	8	12	MHz

### Electrical Characteristics at Ta = -30 to $+70^{\circ}$ C, unless otherwise specified V<sub>DD</sub>1 = 5 V


Parameter	Symbol	Conditions	min	typ	max	Unit
Output off leakage current	I <sub>leak</sub> 1	C <sub>OUT</sub> , Y <sub>OUT</sub> , CV <sub>OUT</sub>			10	μA
Input off leakage current	I <sub>leak</sub> 2	C <sub>IN</sub> , Y <sub>IN</sub> , CV <sub>IN</sub>			10	μA
Output high-level voltage	V <sub>OH</sub> 1	$\begin{array}{l} \text{CSYN}_{\text{OUT}}, \text{SYNC}_{\text{JDG}}, \text{SEP}_{\text{OUT}}; \\ \text{V}_{\text{DD}}\text{1} = 4.5 \text{ V}, \text{ I}_{\text{OH}} = 1.0 \text{ mA} \end{array}$	3.5			V
Output low-level voltage	V <sub>OL</sub> 1	$\begin{array}{l} \text{CSYN}_{\text{OUT}},  \text{SYNC}_{\text{JDG}},  \text{SEP}_{\text{OUT}}; \\ \text{V}_{\text{DD}}\text{1} = 4.5  \text{V},  \text{I}_{\text{OL}} = 1.0   \text{mA} \end{array}$			1.0	V
Input current	I <sub>IH</sub>	$\overline{\text{RST}}, \overline{\text{CS}}, \text{SIN}, \text{SCLK}, \text{CTRL1} \text{ to CTRL3}, \text{SEP}_{\text{IN}};$ $V_{\text{IN}} = V_{\text{DD}}1$			1	μΑ
1	IIL	CTRL1 to CTRL3, OSC <sub>IN</sub> : V <sub>IN</sub> = V <sub>SS</sub> 1	-1			μA
Operating current drain	I <sub>DD</sub> 1	V <sub>DD</sub> 1; all outputs open, crystal: 7.159 MHz, LC: 8 MHz			15	mA
	I <sub>DD</sub> 2	$V_{DD}2; V_{DD}2 = 5 V$			20	mA

Timing Characteristics at $Ta = -30$	0 to +70°C, $V_{DD}1 = 5 \pm 0.5 V$
--------------------------------------	-------------------------------------

Parameter	Symbol	Conditions	min	typ	max	Unit
Minimum input pulse width	t <sub>W (SCLK)</sub>	SCLK	200			ns
	t <sub>W (CS)</sub>	$\overline{CS}$ pin (during the period that $\overline{CS}$ is high)	1			μs
Data setup time	t <sub>SU (CS)</sub>	CS	200			ns
	<sup>t</sup> SU (SIN)	SIN	200			ns
Data hold time	t <sub>h (CS)</sub>	CS	2			μs
	t <sub>h (SIN)</sub>	SIN	200			ns
One word write time	t <sub>word</sub>	The 8-bit data write time	4.2			μs
	t <sub>wt</sub>	The RAM data write time	1			μs


### **Pin Functions**

Pin No.	Symbol	Function	Description
1	V <sub>SS</sub> 1	Ground	Ground connection
2	Xtal <sub>IN</sub>	Crystal oscillator element	Used to connect the external crystal and capacitors for the crystal oscillator that generates
3	Xtal <sub>OUT</sub>	connection	the internal synchronizing signal. Also used for an external clock input. (2f <sub>sc</sub> : 7.159 MHz)
4	CTRL1	Crystal oscillator input switching	Switches between the external $2f_{sc}$ clock input mode and the crystal resonator driving mode. Low: crystal oscillator, high: external clock input
5	CSYN <sub>OUT</sub>	Composite synchronizing signal output	Outputs the composite synchronizing signal. Outputs the crystal oscillator clock on a reset due to a low level on the $\overrightarrow{\text{RST}}$ pin. Does not output any signal on a command reset.
6	OSCIN	LC oscillator	Connections for the coil and capacitor that form the oscillator that generates the character
7	OSC <sub>OUT</sub>		output dot clock.
8	SYNC <sub>JDG</sub>	External synchronizing signal state judgment output	Outputs the judgment as to whether or not an external synchronizing signal is present. Outputs a high level when a synchronizing signal is present. Outputs the dot clock (LC oscillator) on a reset due to a low level on the $RST$ pin. Does not output any signal on a command reset.
9	CS	Enable input	Enable input for serial data input. Serial data input is enabled by a low level. A pull-up resistor is built in. (This input has hysteresis characteristics.)
10	SCLK	Clock input	Serial data input clock input. A pull-up resistor is built in. (This input has hysteresis characteristics.)
11	SIN	Data input	Serial data input. A pull-up resistor is built in. (This input has hysteresis characteristics.)
12	V <sub>DD</sub> 2	Power supply	Video signal level adjustment power supply. (Analog system power supply)
13	C <sub>OUT</sub>	Color signal output	Color (C) signal output
14	NC		This pin must be level open or connected to ground.
15	C <sub>IN</sub>	Color signal input	Color (C) signal input
16	CBIAS	Chrominance bias output	Chrominance signal bias level output
17	Y <sub>OUT</sub>	Luminance signal output	Luminance signal (Y) output
18	NC		This pin must be level open or connected to ground.
19	Y <sub>IN</sub>	Luminance signal input	Luminance signal (Y) input
20	CTRL2	NTSC/PAL-M switching input	Switches the synchronizing signal generator between NTSC and PAL-M formats. Low: NTSC, high: PAL-M
21	CV <sub>OUT</sub>	Composite video signal output	Outputs a composite video signal.
22	NC		This pin must be level open or connected to ground.
23	CVIN	Composite video signal input	Inputs a composite video signal.
24	CTRL3	SEP <sub>IN</sub> input control	Controls whether the VSYNC signal is input to the SEP <sub>IN</sub> input. Low: VSYNC is input, high: VSYNC is not input.
25	SYNIN	Sync separator circuit input	Video signal input to the built-in sync separator circuit. (Input either a horizontal or composite synchronizing signal to this pin if the built-in sync separator circuit is not used.)
26	SEP <sub>C</sub>	Sync separator circuit adjustment	Adjusts the built-in sync separator circuit. (Connect a capacitor to this pin.) (Leave this pin open if the built-in sync separator circuit is not used.)
27	SEP <sub>OUT</sub>	Composite synchronizing signal output	Outputs the built-in sync separator circuit composite synchronizing signal. (Outputs the SYN <sub>IN</sub> input signal if the built-in sync separator circuit is not used.)
28	SEP <sub>IN</sub>	Vertical synchronizing signal input	Integrates the SEP <sub>OUT</sub> output signal and inputs a vertical synchronizing signal. An integration circuit must be connected between this pin and the SEP <sub>OUT</sub> pin. This pin must be tied to $V_{DD}$ 1 if it is not used.
29	RST	Reset input	The system reset input. A pull-up resistor is built in. (This input has hysteresis characteristics.)
30	V <sub>DD</sub> 1	Power supply (+5 V)	Power supply (+5 V: digital system power supply)



#### **Block Diagram**

### Serial Data Input Timing



### **Display Control Commands**

The display control commands have an 8-bit serial input format. Commands consist of a first byte, which includes the command identification code, and data in the second and following bytes. The LC74730M supports the following commands:

① COMMAND 0: Display memory (VRAM) write address setup command

- ② COMMAND 1: Display character data write command
- ③ COMMAND 2: Vertical display start position and vertical size setup command
- ( COMMAND 3: Horizontal display start position and horizontal size setup command
- (5) COMMAND 4: Display control setup command
- © COMMAND 5: Synchronizing signal control setup command

#### **Display Control Command Table**

				First	byte				Second byte							
Command	Comm	and ide	ntificati	on code		D	ata				Data					
	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
COMMAND 0 Set write address	1	0	0	0	V3	V2	V1	V0	0	0	0	H4	H3	H2	H1	H0
COMMAND 1 Write character	1	0	0	1	0	0	0	0	at	0	c5	c4	c3	c2	c1	c0
COMMAND 2 Set vertical display start position and vertical character size	1	0	1	0	VS 21	VS 20	VS 11	VS 10	0	0	VP 5	VP 4	VP 3	VP 2	VP 1	VP 0
COMMAND 3 Set horizontal display start position and horizontal character size	1	0	1	1	HS 21	HS 20	HS 11	HS 10	0	0	HP 5	HP 4	HP 3	HP 2	HP 1	HP 0
COMMAND 4 Display control	1	1	0	0	TST MOD	СВ	OSC STP	SYS RST	0	0	NON	EG	BK 1	BK 0	RV	DSP ON
COMMAND 5 Synchronizing signal control	1	1	0	1	PH 1	PH 0	BCL	INT	0	0	0	0	SN 3	SN 2	SN 1	SN 0

The command identification code in a first byte is retained until the next first byte is written. However, if a display character data write command (COMMAND 1) is written, the LC74730M locks in display character data write mode, and the first byte cannot be overwritten.

The command state is reset to the COMMAND 0 state (display memory address setup mode) when the  $\overline{\text{CS}}$  pin is set high.

### ① COMMAND 0 (Display memory write address setup command)

### First byte

			Register content	N	
DA0 to DA7	Register name	State	Function	Note	
7	—	1			
6	—	0	Command 0 identification code		
5	—	0	Set the display memory write address.		
4	—	0			
3	V3	0			
3	V3	1			
2	V2	0			
2	V2	1	Display memory (inc. address (0 to 0 hovedosimal)		
1	V/4	Display memory line address (0 to 9 hexadecimal			
1	1 V1	1			
0	1/0	0			
0 V0		1			

### Second byte

			Register content	N .	
DA0 to DA7	Register name	State	Function	Note	
7	—	0	Second byte identification bit		
6	—	0			
5	—	0			
4	H4	0			
4	Π4	1			
3	H3	0			
3	п <b>э</b>	1			
2	H2	0	Display memory character address (0 to 17 hexadecimal)		
2	ΠZ	1			
1	1 H1				
1		1			
0	H0	0			
0		1			

Note: All these registers are set to 0 by a reset due to the RST pin.

### 2 COMMAND 1 (Display character data write setup command)

### First byte

	Desistant		Register content	Netz			
DA0 to DA7	Register name	State	Function	Note			
7	-	1		When this command is issued, the			
6	—	0	Command 1 identification code	LC74730M is locked in display			
5	—	0	Sets up a display character data write operation	character data write mode until the $\overline{CS}$			
4	—	1		pin goes high.			
3		0					
2		0					
1		0					
0	_	0					

### Second byte

	<b>D</b>		Register content				
DA0 to DA7	Register name	State	Function	Note			
7	at	0	Character attributes off				
/	ai	1	Character attributes on				
6	—	0					
5	c5	0					
5	05	1					
4	-4	c4	c4	c4	0		
4	64	1	1				
3	c3	0					
5	03	1	Character code (00 to 3F hexadecimal)				
2	c2	0					
2	62	1					
1	1 c1						
		1					
0	c0	0					
0	0	1					

Note: All these registers are set to 0 by a reset due to the RST pin.

### ③ COMMAND 2 (Vertical display start position and vertical size setup command)

### First byte

	<b>D</b>		R	egister content				
DA0 to DA7	Register name	State		Function			Note	
7	—	1						
6	—	0	Command 2 identifica		d the character size			
5	—	1	Sets up the vertical d in the vertical direction		d the character size			
4	—	0						
3	VS21	0	VS21 VS20	0	1	7		
		0	0	1 H per dot	2 H per dot		Vertical character size for the second line	
2	VS20	1	1	3 H per dot	1 H per dot			
1	VS11	0 1	VS11 VS10	0	1			
0	VS10	0	0	1 H per dot	2 H per dot		Vertical character size for the first line	
0	v310	1	] [1	1 3 H per dot 1 H per dot				

### LC74730M

### Second byte

			Register content	
DA0 to DA7	Register name	State	Function	Note
7	—	0	Second byte identification bit	
6	—	0		
_	VP5	0	If VS is the vertical display start position then:	
5	(MSB)	1	$VS = H \times (2\Sigma^{5} 2^{n}VP_{n})$	
4			n = 0	
4	VP4	1	Where H is horizontal period pulse period.	
3	VP3	0	HSYNC	
3	VP3	1	 	The vertical display start position is specified by the 6 bits VP0 to VP5.
2	VP2	0		The weight of the low-order bit is 2 H.
2	VFZ	1	VS	The weight of the low order bit is 2 ft.
1	VP1	0		
'		1	Character	
0	VP0	0	HS display area	
0	(LSB)	1		

Note: All these registers are set to 0 by a reset due to the RST pin.

### ( COMMAND 3 (Horizontal display start position and horizontal size setup command)

### First byte

	<b>D</b>		R	N										
DA0 to DA7	Register name	State		Function	Note									
7	—	1												
6	—	0	Command 3 identifica											
5	—	1	Sets up the horizonta in the horizontal direct											
4	—	1												
3	HS21	0	HS21 HS20	0	1	Horizontal character size for the								
			0	0	1 Tc per dot	2 Tc per dot	second line							
2	HS20	1	1	3 Tc per dot	1 Tc per dot	]								
1	HS11	0	HS11 HS10	0	1									
	HS10	HS10 -								0	0	1 Tc per dot	2 Tc per dot	Horizontal character size for the first line
0			1		3 Tc per dot	1 Tc per dot								

### Second byte

			Register content	
DA0 to DA7	Register name	State	Function	Note
7	—	0	Second byte identification bit	
6	—	0		
	5 HP5 0 (MSB) 1		If HS is the horizontal start position then:	
5			$HS = Tc \times (2\sum_{n=0}^{5} 2^{n}HP_{n})$	
	4 HP4	0		
4		1	Where Tc is a single period of the LC oscillator connected the	
	3 HP3 -		OSC <sub>IN</sub> and OSC <sub>OUT</sub> pins.	
3				The horizontal display start position is specified by the 6 bits HP0 to HP5.
2	HP2	0		The weight of the low-order bit is 2 Tc.
	111 2	1		
1	HP1	0		
	1161	1		
0	HP0	0		
0	(LSB)	1		

Note: All these registers are set to 0 by a reset due to the RST pin.

### (5) COMMAND 4 (Display control setup command)

### First byte

DA0 to DA7 Register name S			Register content	Note								
		State	Function									
7	_	1										
6	—	1	Command 4 identification code									
5	—	0	Sets up the display control state.									
4	—	0										
2			Normal operating mode	Must be set to 0.								
3	3 TSTMOD	1	Test mode	Must be set to 0.								
	2 CB		Output the color burst signal.	Valid only when BCL is high.								
2			Stop color burst signal output.									
	000075		000075	000070	OSCSTP	OCCETD	OSCOTO	OCCETD	000070	0	Does not stop the crystal and LC oscillators.	Valid in external synchronization mode
	030319	1	Stops the crystal and LC oscillators.	when character display is off.								
0	OVEDET	0		Reset occurs when the $\overline{CS}$ pin is low, and								
0	SYSRST	1	Resets all registers and turns off display.	the reset is cleared when $\overline{CS}$ goes high								

### Second byte

	<b>D</b>		Register content	Note
DA0 to DA7	Register name	State	Function	
7	—	0	Second byte identification code	
6	—	0		
5	NON	0	Interlace (262.5 H per field)	Switches between interlaced and
5	NON	1	Non-interlaced (263 H per field)	non-interlaced display
4	EG	0	Border off	
4	10	1	Border on	
3	BK1	0	Blinking period: about 0.5 s	Switches the blinking period
5	DRT	1	Blinking period: about 1 s	Switches the billiking period
2	2 ВКО	0	Blinking off	Blinking during reversed video character display switches the character display
2		1	Blinking on	between normal display and reversed video display.
1	RV	0	Reverse video character display off	
	ĸv	1	Reverse video character display on	
0	DSPON	0	Character display off	
U	DSPON	1	Character display on	

Note: All these registers are set to 0 by a reset due to the RST pin.

#### 6 COMMAND 5 (Synchronizing signal control setup command)

#### First byte

	Desistances			Re	gister content	NI-4-					
DA0 to DA7 Register name Sta		State			Function	Note					
7	—	1									
6	_	1	Command	5 identificat	tion code						
5	—	0	Sets up co	ntrol of the	synchronizing signals						
4	—	1									
		0				_					
3	3 PH1		PHASE1	PHASE0	Background color (phase)						
_		1	0	0	π/2	Sets the background color					
							0	1	π	<ul> <li>(one of 4 colors).</li> <li>There is only one background color</li> </ul>	
		0	1	0	3π/2	(blue) in PAL-M mode.					
2	PH0	PH0	PH0	PH0	PH0	PH0	1	1	1	In phase	]
	1 BCL 0		Backgroun	d color disp	layed.	Valid only in internal synchronization					
			No backgro	ound color (	only the background level is set).	mode					
	INT		0	External sy	nchronizati	on	Switches between internal and external				
0		1	Internal syr	nchronizatio	on	synchronization.					


#### Second byte

	5					Regist	er content			
DA0 to DA7	Register name	State					Function	Note		
7	—	0	Secon	d byte	identif	ication	bit			
6	_	0								
5	_	0								
4	_	0								
	0.10									
3	3 SN3	1	SN3	SN2	SN1	SN0	Number of times HSYNC detected			
2	SN2	SN0	0	0	0	0	0	Not detected		
2		1	0	0	0	1	16 times		External synchronizing signal detection	
1	1 SN1	0	0	0	0	1	0	32 times		control
		1	0	1	0	0	64 times			
0	SN0	0	1	0	0	0	128 times			
U SNU		1								

Note: All these registers are set to 0 by a reset due to the  $\overline{\text{RST}}$  pin.


#### **Display Screen Organization**

The display screen consists of 10 lines of 24 characters each. Thus the maximum number of characters that can be displayed is 240 characters. However, the maximum number of characters that can be displayed may be fewer than 240 when characters are enlarged. The display memory address consists of a line address (with values from 0 to 9 decimal), and a column (character position) address (with values from 0 to 23 decimal).



Display Screen Organization (Display memory address)

LC74730M





Composite Video Signal Output Levels (internally generated levels)

A00742

Output level (IRE)	Output voltage (V <sub>DC</sub> )
100	3.000
90	2.857
46	2.228
20	1.857
10	1.714
8	1.685
0	1.571
-20	1.285
-40	1.000

Note:  $V_{DD}^2 = 5.000 V_{DC}$ 






A00746

Output level (IRE)	Output voltage (V <sub>DC</sub> )
100	3.000
90	2.857
28	1.971
20	1.857
8	1.685
0	1.571
-40	1.000

Note: V<sub>DD</sub>2 = 5.000 V<sub>DC</sub>



### Video Signal Output Levels (chrominance signal: internally generated levels)

A00747

Output level (IRE)	Output voltage (V <sub>DC</sub> )			
40	3.071			
20	2.786			
0	2.500			
-20	2.214			
-40	1.928			

Note:  $V_{DD}^2 = 5.000 V_{DC}$ 

- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
  - ① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
  - Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of February, 1997. Specifications and information herein are subject to change without notice.