

SNVS555B - JANUARY 2008 - REVISED APRIL 2008

# LM3881 Power Sequencer

Check for Samples: LM3881


# **FEATURES**

- **Easiest Method to Sequence Rails** .
- **Power Up and Power Down Control**
- Input Voltage Range of 2.7V to 5.5V
- Small Footprint VSSOP-8 Package
- Low Quiescent Current of 80 µA
- **Output Invert Feature**
- **Timing Controlled by Small Value External** Capacitor

# APPLICATIONS

- Multiple Supply Sequencing
- Microprocessor / Microcontroller Sequencing
- **FPGA Sequencing**

# **Typical Application Circuit**



# DESCRIPTION

The LM3881 Power Sequencer offers the easiest method to control power up and power down of power supplies multiple (switching or linear regulators). By staggering the startup sequence, it is possible to avoid latch conditions or large in-rush currents that can affect the reliability of the system.

Available in VSSOP-8 package, the Power Sequencer contains a precision enable pin and three open drain output flags. Upon enabling the LM3881, the three output flags will sequentially release, after individual time delays, permitting the connected power supplies to startup. The output flags will follow a reverse sequence during power down to avoid latch conditions. Time delays are defined using an external capacitor and the output flag states can be inverted by the user.

# **Connection Diagram**




Figure 1. Top View **VSSOP-8** Package

#### **PIN DESCRIPTIONS**

| Pin # | Name  | Function             |
|-------|-------|----------------------|
| 1     | VCC   | Input Supply         |
| 2     | EN    | Precision Enable     |
| 3     | GND   | Ground               |
| 4     | INV   | Output Logic Invert  |
| 5     | TADJ  | Timer Adjust         |
| 6     | FLAG3 | Open Drain Output #3 |
| 7     | FLAG2 | Open Drain Output #2 |
| 8     | FLAG1 | Open Drain Output #1 |



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.

RUMENTS



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

# Absolute Maximum Ratings<sup>(1)(2)</sup>

| VCC, EN, INV, TADJ, FLAG1, FLAG2, FLAG3 to GND | -0.3V to +6.0V  |
|--|-----------------|
| Storage Temperature Range                      | -65°C to +150°C |
| Junction Temperature                           | 150°C           |
| Lead Temperature (Soldering, 5 sec.)           | 260°C           |
| Minimum ESD Rating <sup>(3)</sup>              | 2 kV            |

(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but does not guarantee specific performance limits. For ensured specifications and conditions, see the Electrical Characteristics.

(3) The human body model is a 100 pF capacitor discharged through a 1.5 k $\Omega$  resistor into each pin.

# Operating Ratings<sup>(1)</sup>

| VCC to GND                                | 2.7V to 5.5V        |
|---|---------------------|
| EN, INV, TADJ, FLAG1, FLAG2, FLAG3 to GND | -0.3V to VCC + 0.3V |
| Junction Temperature                      | -40°C to +125°C     |

(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but does not guarantee specific performance limits. For ensured specifications and conditions, see the Electrical Characteristics.

### **Electrical Characteristics**

Specifications with standard typeface are for  $T_J = 25^{\circ}$ C, and those in bold face type apply over the full Operating Temperature Range ( $T_J = -40^{\circ}$ C to +125°C). Minimum and Maximum limits are ensured through test, design or statistical correlation. Typical values represent the most likely parametric norm at  $T_J = 25^{\circ}$ C and are provided for reference purposes only.  $V_{CC} = 3.3$ V, unless otherwise specified.

| Symbol                           | Parameter                   | Conditions                  | Min <sup>(1)</sup> | Typ <sup>(2)</sup> | Max <sup>(1)</sup> | Unit            |
|----------------------------------|-----------------------------|-----------------------------|--------------------|--------------------|--------------------|-----------------|
| Ι <sub>Q</sub>                   | Operating Quiescent Current |                             |                    | 80                 | 110                | μA              |
| Open Drain Flags                 |                             |                             |                    |                    |                    |                 |
| I <sub>FLAG</sub>                | FLAGx Leakage Current       | $V_{FLAGx} = 3.3V$          |                    | 0.001              | 1                  | μA              |
| V <sub>OL</sub>                  | FLAGx Output Voltage Low    | I <sub>FLAGx</sub> = 1.2 mA |                    |                    | 0.4                | V               |
| Time Delays                      |                             |                             |                    |                    |                    |                 |
| I <sub>TADJ_SRC</sub>            | TADJ Source Current         |                             | 4                  | 12                 | 20                 | μA              |
| I <sub>TADJ_SNK</sub>            | TADJ Sink Current           |                             | 4                  | 12                 | 20                 | μA              |
| V <sub>HTH</sub>                 | High Threshold Level        |                             | 1.0                | 1.22               | 1.4                | V               |
| V <sub>LTH</sub>                 | Low Threshold Level         |                             | 0.3                | 0.5                | 0.7                | V               |
| T <sub>CLK</sub>                 | Clock Cycle                 | C <sub>ADJ</sub> = 10 nF    |                    | 1.2                |                    | ms              |
| $T_{D1}, T_{D4}$                 | Flag Time Delay             |                             | 9                  |                    | 10                 | Clock<br>Cycles |
| $T_{D2}, T_{D3}, T_{D5}, T_{D6}$ | Flag Time Delay             |                             |                    | 8                  |                    | Clock<br>Cycles |
| ENABLE Pin                       |                             |                             |                    |                    |                    |                 |
| V <sub>EN</sub>                  | EN Pin Threshold            |                             | 1.0                | 1.22               | 1.5                | V               |
| I <sub>EN</sub>                  | EN Pin Pull-up Current      | $V_{EN} = 0V$               |                    | 7                  |                    | μA              |
| INV Pin                          |                             |                             |                    |                    |                    |                 |
| V <sub>IH_INV</sub>              | Invert Pin V <sub>IH</sub>  |                             | 90% VCC            |                    |                    | V               |
| V <sub>IL_INV</sub>              | Invert Pin V <sub>IL</sub>  |                             |                    |                    | 10%<br>VCC         | V               |

 Limits are 100% production tested at 25°C. Limits over the operating temperature range are ensured through correlation using Statistical Quality Control (SQC) methods. The limits are used to calculate TI's Average Outgoing Quality Level (AOQL).

(2) Typical numbers are at 25°C and represent the most likely parametric norm.

<sup>(2)</sup> If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/Distributors for availability and specifications.



#### SNVS555B – JANUARY 2008 – REVISED APRIL 2008

# **Typical Performance Characteristics**

 $V_{CC}$  = 3.3V unless otherwise specified.





Figure 4.









Figure 5.

TEXAS INSTRUMENTS

www.ti.com


SNVS555B-JANUARY 2008-REVISED APRIL 2008





SNVS555B - JANUARY 2008 - REVISED APRIL 2008

**Block Diagram** 



SNVS555B-JANUARY 2008-REVISED APRIL 2008



www.ti.com

# **APPLICATION INFORMATION**

# **OVERVIEW**

The LM3881 Power Sequencer provides a simple solution for sequencing multiple rails in a controlled manner. A clock signal is established that facilitates control of the power up and power down of three open drain FET output flags. These flags permit connection to shutdown or enable pins of linear regulators and/or switching regulators to control the power supplies' operation. This allows a complete power system to be designed without worrying about large in-rush currents or latch-up conditions that can occur during an uncontrolled startup. An invert (INV) pin is provided that reverses the logic of the output flags. This pin should be tied to a logic output high or low and not allowed to remain open circuit. The following discussion assumes the INV pin is held low such that the flag output is active high.

A small external timing capacitor is connected to the TADJ pin that establishes the clock waveform. This capacitor is linearly charged/discharged by a fixed current source/sink, denoted  $I_{TADJ\_SRC}$  /  $I_{TADJ\_SNK}$ , of magnitude 12 µA between pre-defined voltage threshold levels, denoted  $V_{LTH}$  and  $V_{HTH}$ , to generate the timing waveform as shown in the following diagram.




Figure 9. TADJ Pin Timing Waveform

Thus, the clock cycle duration is directly proportional to the timing capacitor value. Considering the TADJ voltage threshold levels and the charge/discharge current magnitude, it can be shown that the timing capacitor-clock period relationship is typically 120 µs/nF. For example, a 10 nF capacitor sets up a clock period of 1.2 ms.

The timing sequence of the LM3881 is controlled by the enable (EN) pin. Upon power up, all the flags are held low until the precision enable pin exceeds its threshold. After the EN pin is asserted, the power up sequence will commence and the open-drain flags will be sequentially released.

An internal counter will delay the first flag (FLAG1) from rising until a fixed time period, denoted by  $T_{D1}$  in the following timing diagram, elapses. This corresponds to at least nine, maximum ten, clock cycles depending on where EN is asserted relative to the clock signal. Upon release of the first flag, another timer will begin to delay the release of the second flag (FLAG2). This time delay, denoted  $T_{D2}$ , corresponds to exactly eight clock periods. Similarly, FLAG3 is released after time delay  $T_{D3}$ , again eight clock cycles, has expired. Accordingly, a TADJ capacitor of 10 nF generates typical time delays  $T_{D2}$  and  $T_{D3}$  of 9.6 ms and  $T_{D1}$  of between 10.8 ms and 12.0 ms.

The power down sequence is the same as power up, but in reverse order. When the EN pin is de-asserted, a timer will begin that delays the third flag (FLAG3) from pulling low. The second and first flag will then follow in a sequential manner after their appropriate time delays. These time delays, denoted  $T_{D4}$ ,  $T_{D5}$ ,  $T_{D6}$ , are equal to  $T_{D1}$ ,  $T_{D2}$ ,  $T_{D3}$ , respectively.

For robustness, the pull down FET associated with each flag is designed such that it can sustain a short circuit to VCC.



SNVS555B - JANUARY 2008 - REVISED APRIL 2008




Figure 10. Power Up Sequence, INV Low




Figure 11. Power Up Sequence, INV High






Figure 12. Power Down Sequence, INV Low




Figure 13. Power Down Sequence, INV High



### **ENABLE CIRCUIT**

The enable circuit is designed with an internal comparator, referenced to a bandgap voltage (1.22V), to provide a precision threshold. This allows the timing to be set externally using a capacitor as shown in the diagram below. Alternatively, sequencing can be based on a certain event such as a line voltage reaching 90% of its nominal value by employing a resistor divider from VCC to Enable.




Figure 14. Precision Enable Circuit

Using the internal pull-up current source to charge the external capacitor  $C_{EN}$ , the time delay while the enable voltage reaches the required threshold, assuming EN is charging from 0V, can be calculated by the equation as follows.

$$T_{enable\_delay} = \frac{1.22V \ x \ C_{EN}}{7 \ \mu A}$$




Figure 15. Enable Delay Timing

TEXAS INSTRUMENTS

www.ti.com

SNVS555B-JANUARY 2008-REVISED APRIL 2008

A resistor divider can also be used to enable the LM3881 based on exceeding a certain VCC supply voltage threshold. Care needs to be taken when sizing the resistor divider to include the effects of the internal EN pull-up current source. The supply voltage for which EN is asserted is given by

$$VCC_{ENABLE} = 1.22V \left(1 + \frac{R_{EN1}}{R_{EN2}}\right) - 7 \ \mu A \ (R_{EN1} IIR_{EN2})$$
Input Supply
(2.7V - 5.5V)




Figure 16. Enable Based On Input Supply Level

One of the features of the enable pin is that it provides glitch free operation. The timer will start counting at a rising threshold, but will always reset if the enable pin is de-asserted before the first output flag is released. This is illustrated in the timing diagram below, assuming INV is low.




Figure 17. Enable Glitch Timing, INV Low

If the EN pin remains high for the entire power up sequence, then the part will operate as shown in the standard timing diagrams. However, if the EN signal is de-asserted before the power-up sequence is completed, the part will enter a controlled shutdown. This allows the system to initiate a controlled power sequence, preventing any latch conditions to occur. The following timing diagrams describe the flag sequence if the EN pin is de-asserted after FLAG1 releases, but before the entire power-up sequence is completed. INV is assumed low.

SNVS555B - JANUARY 2008 - REVISED APRIL 2008



www.ti.com




Figure 18. Incomplete Sequence Timing, INV Low



## PACKAGING INFORMATION

| Orderable Device | Status | Package Type | •       | Pins | Package Qty | Eco Plan                   | Lead/Ball Finish | MSL Peak Temp      | Op Temp (°C) | Top-Side Markings | Samples |
|------------------|--------|--------------|---------|------|-------------|----------------------------|------------------|--------------------|--------------|-------------------|---------|
|                  | (1)    |              | Drawing |      |             | (2)                        |                  | (3)                |              | (4)               |         |
| LM3881MM/NOPB    | ACTIVE | VSSOP        | DGK     | 8    | 1000        | Green (RoHS<br>& no Sb/Br) | CU SN            | Level-1-260C-UNLIM | -40 to 125   | STBB              | Samples |
| LM3881MME/NOPB   | ACTIVE | VSSOP        | DGK     | 8    | 250         | Green (RoHS<br>& no Sb/Br) | CU SN            | Level-1-260C-UNLIM | -40 to 125   | STBB              | Samples |
| LM3881MMX/NOPB   | ACTIVE | VSSOP        | DGK     | 8    | 3500        | Green (RoHS<br>& no Sb/Br) | CU SN            | Level-1-260C-UNLIM | -40 to 125   | STBB              | Samples |

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> Only one of markings shown within the brackets will appear on the physical device.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.

- D Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

| Products                     |                          | Applications                  |                                   |
|------------------------------|--------------------------|-------------------------------|-----------------------------------|
| Audio                        | www.ti.com/audio         | Automotive and Transportation | www.ti.com/automotive             |
| Amplifiers                   | amplifier.ti.com         | Communications and Telecom    | www.ti.com/communications         |
| Data Converters              | dataconverter.ti.com     | Computers and Peripherals     | www.ti.com/computers              |
| DLP® Products                | www.dlp.com              | Consumer Electronics          | www.ti.com/consumer-apps          |
| DSP                          | dsp.ti.com               | Energy and Lighting           | www.ti.com/energy                 |
| Clocks and Timers            | www.ti.com/clocks        | Industrial                    | www.ti.com/industrial             |
| Interface                    | interface.ti.com         | Medical                       | www.ti.com/medical                |
| Logic                        | logic.ti.com             | Security                      | www.ti.com/security               |
| Power Mgmt                   | power.ti.com             | Space, Avionics and Defense   | www.ti.com/space-avionics-defense |
| Microcontrollers             | microcontroller.ti.com   | Video and Imaging             | www.ti.com/video                  |
| RFID                         | www.ti-rfid.com          |                               |                                   |
| OMAP Applications Processors | www.ti.com/omap          | TI E2E Community              | e2e.ti.com                        |
| Wireless Connectivity        | www.ti.com/wirelessconne | ectivity                      |                                   |

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2013, Texas Instruments Incorporated