

LSI Computer Systems, Inc. 1235 Walt Whitman Road, Melville, NY 11747 (631) 271-0400 FAX (631) 271-0405

PIR SENSOR INTERFACE

January 2003

FEATURES:

- Low Quiescent Current
- Direct Interface with PIR Sensor
- Two-Stage Differential Amplifier
- Amplifier Gain and Bandwidth externally controlled
- Window Comparator and Digital Filter limit Noise
- Triac or Relay Output Drive
- Programmable Output Duration Timer
- Ambient Light Level Inhibit input
- Selectable Dead Time
- Single or Dual Pulse Detection
- Timing derived from RC Oscillator or 50Hz/60Hz AC
- Regulated 5V Output for PIR Sensor
- Motion Detection LED Indicator
- LS6501LP (DIP); LS6501LP-S (SOIC-NB); LS6501LP-SW (SOIC-WB) - See Figure 1

APPLICATIONS:

Indoor occupancy sensors and outdoor motion-triggered lighting for energy savings, security and convenience.

DESCRIPTION: (See Figure 2)

The LS6501LP is a CMOS integrated circuit, designed for detecting motion from a PIR Sensor and initiating appropriate responses. The detailed description of the functional blocks is as follows:

DIFFERENTIAL AMPLIFIER

Each stage of the two stage Differential Amplifier can be set to have its own amplification and bandwidth. The two inputs to the first stage allow for single ended or differential connection to PIR Sensors. This stage can be biased anywhere in its dynamic range. The second stage is internally biased so that the Window Comparator's lower and higher thresholds can be fixed relative to this bias.


WINDOW COMPARATOR

The Window Comparator provides noise filtering by enabling only those signals equal to or greater than a fixed threshold at the output of the Differential Amplifier to appear at the output of the Window Comparator.

COMPARATOR DIGITAL FILTER

The output of the Window Comparator is filtered so that motion must be present for a certain duration before it can be recognized and appear as pulses at the Digital Filter output.

PIN ASSIGNMENT - TOP VIEW



OUTPUT DURATION TIMER

The voltage level at the TIMER CONTROL input can select 16 different timeouts for this Timer (See Table 1). The selection can be made by varying the setting of a potentiometer. The Timer is retriggerable and controls the ON duration of the TRIAC/RELAY output. The trigger for the Timer is generated from pulses appearing at the Digital Filter output.

SINGLE PULSE/DUAL PULSE MODES

A Single Pulse or Dual Pulse (two pulses occurring within a specified time period) at the Digital Filter output can be selected as the trigger for the Output Duration Timer. This selection is made by the logic level at the PULSE MODE SELECT input. Logic 0 = Single Pulse Mode, logic 1 = Dual Pulse Mode.

LED OUTPUT

This is an open drain output which is turned on by pulses generated by a retriggerable one-shot. The one-shot is triggered by the leading edge of pulses appearing at the Digital Filter output. When turned on, this output can sink current from a series Resistor-LED network returned to a positive voltage (VDD to 12.5V maximum). This results in the LED lighting whenever motion is detected.

INHIBIT

The Output Duration Timer can be inhibited from triggering by the voltage level at the INHIBIT input. When this voltage level exceeds the Inhibit Threshold, the Timer will be prevented from triggering if it is OFF. If the Timer is ON, the INHIBIT input is blocked from affecting the Timer. There is approximately 10% hysteresis between the Inhibit and Enable thresholds at the INHIBIT input. The LED output is not affected by the INHIBIT input. An adjustable Ambient Light Level Inhibit can be implemented by connecting a Light Determining Resistor (LDR) network to the INHIBIT input (See Figures 3 and 4).

DEAD TIME

False turn-ons are prevented from occurring by establishing a Dead Time between the end of the timeout of the Output Duration Timer and the retriggering of that Timer. The state of the DEAD TIME SELECT input determines the Dead Time duration (See Table 2).

OSCILLATOR

For battery operation, an external RC is connected to the OSCILLATOR input to produce a 50Hz or 60Hz clock. A 30Hz clock can be used to extend timing durations (See Tables 1 and 2).

DC POWER SUPPLY

VDD - Vss is 8V \pm 1V. Typical quiescent current is 250 μA (TRIAC/RELAY, LED and REGULATOR outputs not loaded).

DC REGULATOR

The LS6501LP includes a Regulator which provides a nominal +5V to the Differential Amplifier and Window Comparator and is available as an output to supply the PIR Sensor.

TRIAC/RELAY OUTPUT

This open drain output turns ON when the Output Duration Timer is triggered. The output drives a Triac when the OSCILLATOR input is tied to ground and 50/60Hz is applied to the AC input (See Figure 3). The output drives a Relay when the AC input is tied to ground and an RC network is connected to the OSCILLATOR input (See Figure 4).

TRIAC DRIVE (See Figure 3)

With the Output Duration Timer ON and a 2.7V P-P 60Hz signal applied to the AC input, the output produces a negative-going pulse in each half-cycle delayed a nominal 1.2ms from the zero crossing. There is no more than 150µs difference between the zero-crossing delay of each pulse.

RELAY DRIVE (See Figure 4)

The output can sink current continously with the Output Duration Timer ON and the OSCILLATOR input active. This output can sink current from a relay coil returned to a positive voltage (VDD to 12.5V maximum).

TABLE 1 OUTPUT DURATION TIMER AS A FUNCTION OF TIMER CONTROL INPUT VOLTAGE (f = Frequency at AC input or OSCILLATOR input)

| INPUT VOLTAGE | f = 30Hz | f = 50Hz | f = 60Hz | UNIT |
|---------------|----------|----------|----------|------|
| 0 | 30 | 18 | 15 | sec |
| 1/16 VDD | 60 | 36 | 30 | sec |
| 2/16 VDD | 90 | 54 | 45 | sec |
| 3/16 VDD | 120 | 72 | 60 | sec |
| 4/16 VDD | 4 | 2.4 | 2 | min |
| 5/16 VDD | 6 | 3.6 | 3 | min |
| 6/16 VDD | 8 | 4.8 | 4 | min |
| 7/16 VDD | 10 | 6 | 5 | min |
| 8/16 VDD | 12 | 7.2 | 6 | min |
| 9/16 VDD | 14 | 8.4 | 7 | min |
| 10/16 VDD | 16 | 9.6 | 8 | min |
| 11/16 VDD | 18 | 10.8 | 9 | min |
| 12/16 VDD | 20 | 12 | 10 | min |
| 13/16 VDD | 24 | 14.4 | 12 | min |
| 14/16 VDD | 28 | 16.8 | 14 | min |
| 15/16 VDD | 30 | 18 | 15 | min |

TABLE 2

DEAD TIME DURATION AS A FUNCTION OF THE STATE OF DEAD TIME SELECT INPUT

(f = Frequency at AC input or OSCILLATOR input)

| f = 30Hz | f = 50Hz | f = 60Hz | UNIT |
|----------|----------|----------------|--------------------|
| 2 | 1.2 | 1 | sec |
| 8 | 4.8 | 4 | sec |
| 16 | 9.6 | 8 | sec |
| | 2 8 | 2 1.2 8 4.8 | 2 1.2 1 8 4.8 4 |

ABSOLUTE MAXIMUM RATINGS:


| PARAMETER | SYMBOL | VALUE | UNIT |
|-----------------------|-----------|------------------------|------|
| DC supply voltage | VDD - VSS | +10 | V |
| Any input voltage | Vin | Vss - 0.3 to VDD + 0.3 | V |
| Operating temperature | TA | -40 to +85 | °C |
| Storage temperature | Тѕтс | -65 to +150 | °C |


ELECTRICAL CHARACTERISTICS:

(All voltages referenced to Vss, TA = -40°C to +55°C, 7V VDD 9V, unless otherwise specified.)

| PARAMETER SUPPLY CURRENT: | SYMBOL | MIN | TYP | MAX | UNIT | CONDITIONS |
|---|-----------------|--------------|--------------------------|------------|----------|---|
| VDD = 8V VDD = 7V - 9V | IDD IDD | - | 250 300 | 350 420 | μA μA | TRIAC/RELAY, LED and REGULATOR outputs not loaded |
| REGULATOR : Voltage | VR | 4.5 | _ | 6 | V | _ |
| Current | IR | - | - | 200 | μA | - |
| DIFFERENTIAL AMPLIFIER | c. | | | | | |
| Open Loop Gain, Each Stage | s . G | 70 | _ | _ | dB | _ |
| Common Mode Rejection Ratio | CMRR | 60 | _ | _ | dB | _ |
| Power Supply Rejection Ratio | PSRR | 60 | _ | _ | dB | - |
| Output Drive Current | ID | - | - | 25 | μA | - |
| Input Sensitivity (Minimum Detectable Voltage to first amplifier when both amplifiers are cascaded for a net gain of 7,500) | Vs e | 70 | - | - | μV | TA = 25°C, with Amplifier Bandpass configuration as shown in Figure 3 |
| Input Dynamic Range | - | 0 | - | 2.5 | V | - |
| Diff. Amp 2 Internal Reference | VIR | - | 0.4VR | - | V | - |
| COMPARATOR: Lower Reference Higher Reference | VTHL VTHH | - - | VIR - 0.5V VIR + 0.5V | Ī | V V | - - |
| DIGITAL FILTER: | | | | | | |
| Input Pulse Width (for recognition) | TPW TPW | 66.3 79.6 | - | - - | ms ms | 60Hz operation 50Hz operation |
| INHIBIT INPUT: | | | | | | |
| Inhibit Threshold | VTHI | - | 0.5Vdd | - | V | - |
| Enable Threshold | VTHE | - | 0.45Vpd | - | V | - |
| OSCILLATOR: | | | | | | |
| Resistor | Ro | - | 2.2 | - | M | 60Hz Oscillator |
| Capacitor | Со | - | 0.01 | - | μF | Frequency |
| Resistor Capacitor | Ro Co | - | 4.3 0.01 | - | M μF | 30Hz Oscillator Frequency |


| SYMBOL | MIN | TYP | MAX | UNIT | CONDITIONS |
|--------|----------------------------------|--|--|--|--|
| | | | | | |
| lo | -40 | - | - | mA | With 3V Triac Gate Drive |
| lo | -10 | - | - | mA | With 1V Max. across the LS6501LP. |
| | | | | | |
| | | | | μs | VDD = 8V, $f = 60Hz$ and |
| Tod | 1.00 | 1.2 | 1.32 | ms | 2.7V P-P AC input |
| TODD | - | - | 150 | μs | f = 60Hz |
| ZAC | 270 | - | - | k | - |
| | | | | | |
| ILS | - | - | 8 | mA | VDD = 8V, $Vo = 0.5V$ Max. |
| TLPW | 0.75 | 1 | 1.25 | sec | f = 60Hz. |
| Tr | - | - | 5.125 | sec | - |
| | IO IO TTPW TOD TODD ZAC ILS TLPW | IO -40 IO -10 TTPW 20 TOD 1.00 TODD - ZAC 270 ILS - TLPW 0.75 | Io -40 - Io -10 - TTPW 20 30 TOD 1.00 1.2 TODD - - ZAC 270 - ILS - - TLPW 0.75 1 | Io -40 - - Io -10 - - TTPW 20 30 45 TOD 1.00 1.2 1.32 - 1.32 TODD - - - 150 ZAC 270 - - - ILS - - 8 TLPW 0.75 1 1 1.25 | Io -40 - - mA Io -10 - - mA TTPW 20 30 45 TOD 1.00 1.2 1.32 ms 1.32 ms TODD - - - 150 μs ZAC 270 - - k ILS - - 8 mA TLPW 0.75 1 1.25 sec |





- NOTES: 1. The R9, R10, C9 network provides a 2.7V Peak-to-Peak AC signal input to Pin 5.
 - 2. The C8, D1, Z1, C7, R7 components generate the DC Supply Voltage for the LS6501LP.
 - 3. The R2, C2, R3, C3, R4, C4, R5, C5, R6, C6 components and the two on-chip Differential Amplifiers set a nominal gain of 5,500 with bandpass filtering of 0.13Hz to 6Hz.

FIGURE 3. TYPICAL TRIAC WALL SWITCH APPLICATION




All Resistors 1/4W, all Capacitors 10V

NOTES: 1. The "Raw DC Voltage" into the Regulator can range between 11V and 25V and generates an 8V DC Supply Voltage for the LS6501LP.

- 2. The R10, R9, Q2, R8, R7, Q1 components interface LS6501LP Pin 7 to a Relay Coil returned to a separate High-Voltage DC Supply.
- 3. A Relay Coil returned to a maximum of 12.5V can be directly driven by the LS6501LP Pin 7.

FIGURE 4. TYPICAL DC RELAY APPLICATION



| R1 = 36k | $C1 = 100 \mu F$ |
|------------|---|
| R2 = 2.7M | $C2 = 0.01 \mu F$ |
| R3 = 36k | $C3 = 33\mu F$ |
| R4 = 2.7M | $C4 = 0.01 \mu F$ |
| R5 = 36k | $C5 = 33\mu \dot{F}$ |
| R6 = 36k | $C6 = 33\mu F$ |
| R7 = 36k | $C7 = 0.01 \mu F$ |
| R8 = 36k | $C8 = 0.1 \mu F$ |
| R9 = 5.6M | $C9 = 0.1 \mu F$ |
| R10 = 5.6M | PIRs = HEIMANN LHi 958 or 878 (Typical) |

All Resistors 1/4 W. All Capacitors 10V

NOTE: A pair of PIR Sensors may be used in applications where a wider optical field of view is needed.

FIGURE 5. LS6501LP DIFFERENTIAL INTERFACE TO PIR SENSOR PAIR

The information included herein is believed to be accurate and reliable. However, LSI Computer Systems, Inc. assumes no responsibilities for inaccuracies, nor for any infringements of patent rights of others which may result from its use.




FIGURE 6. LOW VOLTAGE INDUSTRIAL CONTROL

For industrial applications a 12 Volt DC power supply can be used to power one or several low voltage PIR modules for many types of motion detection requirements. The low voltage, low current switch S1 provides ON/OFF/AUTO control of the Relay Coil.




FIGURE 7. AIR-GAP SWITCH CONTROL

The application as shown in Figure 3 can be modified with the addition of a single pole, three position switch which provides for ON/OFF/AUTO control and also for the air-gap safety switch required by UL.