

INITIAL RELEASE **Final Electrical Specifications** 171712

Dual, 4.5ns, 3V/5V/±5V, Rail-to-Rail Comparator

October 2000

FEATURES

- Ultrafast: 4.5ns at 20mV Overdrive 5.5ns at 5mV Overdrive
- Input Common Mode Extends Bevond Supplies
- Specified at 2.7V, 5V and \pm 5V Supplies
- TTL/CMOS Compatible Rail-to-Rail Outputs
- **Dual Output Latch Capability**
- Inputs Can Exceed Supplies Without Phase Reversal
- Available in 16-Lead Narrow SSOP

APPLICATIONS

- High Speed Automatic Test Equipment
- Current Sense for Switching Regulators
- **Crystal Oscillator Circuits**
- High Speed Sampling Circuits
- High Speed A/D Converters
- Pulse Width Modulators
- Window Comparators
- Extended Range V/F Converters
- Fast Pulse Height/Width Discriminators
- Line Receivers

27Ω

 \sim

1/2 LT1712

3V

١

<u>↓</u>2k <u>−</u>

31

High Speed Triggers

DESCRIPTION

The LT[®]1712 is an UltraFast[™] 4.5ns dual comparator featuring rail-to-rail inputs, complementary rail-to-rail outputs and dual internal output latches. Optimized for 3V and 5V power supplies, it operates over a single supply voltage range from 2.4V to 12V or from $\pm 2.4V$ to $\pm 6V$ dual supplies.

The LT1712 is designed for ease of use in a variety of systems. In addition to the wide supply voltage flexibility, the rail-to-rail input common mode range extends 100mV beyond both supply rails, and the outputs are protected against phase reversal for inputs extending further beyond the rails. Also, the rail-to-rail inputs may be taken to opposite rails with no significant increase in input current. The rail-to-rail matched complementary outputs interface directly to TTL or CMOS logic and can sink 10mA to within 0.5V of GND or source 10mA to within 0.7V of V⁺.

The LT1712 has dual internal TTL/CMOS compatible latches for retaining data at the outputs. Each latch holds data as long as its latch pin is held high. Latch pin hysteresis provides protection against slow moving or noisy latch signals. The LT1712 is available in the 16-pin narrow SSOP.

T. LTC and LT are registered trademarks of Linear Technology Corporation. UltraFast is a trademark of Linear Technology Corporation.

TYPICAL APPLICATION


499Ω

ANALOG

INPUT

500pF

LT1809



Propagation Delay vs Input Overdrive

40

50

60

1712 TA02




Information furnished by Linear Technology Corporation is believed to be accurate and reliable. However, no responsibility is assumed for its use. Linear Technology Corporation makes no representation that the interconnection of its circuits as described herein will not infringe on existing patent rights.

ABSOLUTE MAXIMUM RATINGS

(Note 1)

Supply Voltage
V ⁺ to V ⁻ 12.6V
V ⁺ to GND 12.6V
V ⁻ to GND10V to 0.3V
Differential Input Voltage ±12.6V
Latch Pin Voltage 7V
Input and Latch Current ±10mA
Output Current (Continuous)±20mA
Operating Temperature Range –40°C to 85°C
Specified Temperature Range (Note 2) –40°C to 85°C
Junction Temperature 150°C
Storage Temperature Range65°C to 150°C
Lead Temperature (Soldering, 10 sec) 300°C

PACKAGE/ORDER INFORMATION



Consult factory for Military grade parts.

ELECTRICAL CHARACTERISTICS

The \bullet denotes specifications which apply over the full operating temperature range, otherwise specifications are T_A = 25°C. V⁺ = 2.7V or V⁺ = 5V, V⁻ = 0V, V_{CM} = V⁺/2, V_{LATCH} = 0.8V, V_{OVERDRIVE} = 20mV, unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
V+	Positive Supply Voltage Range		•	2.4		7	V
V _{OS}	Input Offset Voltage (Note 4)	$\begin{array}{l} {\sf R}_S = 50\Omega, {\sf V}_{CM} = {\sf V}^+\!/2 \\ {\sf R}_S = 50\Omega, {\sf V}_{CM} = {\sf V}^+\!/2 \\ {\sf R}_S = 50\Omega, {\sf V}_{CM} = 0{\sf V} \\ {\sf R}_S = 50\Omega, {\sf V}_{CM} = {\sf V}^+ \end{array}$	•		0.5	5.0 6.0 6.0 6.0	mV mV mV mV
$\Delta V_{0S}/\Delta T$	Input Offset Voltage Drift		•		10		μV/°C
I _{OS}	Input Offset Current		•		0.2	3 6	μA μA
I _B	Input Bias Current (Note 5)		•	-18 -35	-5	5 10	μA μA
V _{CM}	Input Voltage Range (Note 9)		•	-0.1		V ⁺ + 0.1	V
CMRR	Common Mode Rejection Ratio	$\begin{array}{l} V^{+} = 5V, \ 0V \leq V_{CM} \leq 5V \\ V^{+} = 5V, \ 0V \leq V_{CM} \leq 5V \\ V^{+} = 2.7V, \ 0V \leq V_{CM} \leq 2.7V \\ V^{+} = 2.7V, \ 0V \leq V_{CM} \leq 2.7V \end{array}$	•	56 53 54 50	65 65		dB dB dB dB
PSRR+	Positive Power Supply Rejection Ratio	$2.4V \leq V^+ \leq 7V, \ V_{CM} = 0V$	•	58 56	75		dB dB
PSRR-	Negative Power Supply Rejection Ratio	$-7V \le V^- \le 0V, V^+ = 5V, V_{CM} = 5V$	•	60 58	80		dB dB
A _V	Small-Signal Voltage Gain (Note 10)			1	15		V/mV



ELECTRICAL CHARACTERISTICS

The \bullet denotes specifications which apply over the full operating temperature range, otherwise specifications are T_A = 25°C. V⁺ = 2.7V or V⁺ = 5V, V⁻ = 0V, V_{CM} = V⁺/2, V_{LATCH} = 0.8V, C_{OUT} = 10pF, V_{OVERDRIVE} = 20mV, unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS		MIN TYP	MAX	UNITS
V _{OH}	Output Voltage Swing HIGH	I _{OUT} = 1mA I _{OUT} = 10mA	•	V ⁺ -0.5 V ⁺ -0.2 V ⁺ -0.7 V ⁺ -0.4		V V
V _{OL}	Output Voltage Swing LOW	I _{OUT} = – 1mA I _{OUT} = – 10mA	•	0.20 0.35	0.4 0.5	V V
+	Positive Supply Current (Per Comparator)	V ⁺ = 5V	•	14	19 26	mA mA
-	Negative Supply Current (Per Comparator)	V ⁺ = 5V	•	7.5	10 13	mA mA
V _{IH}	Latch Pin High Input Voltage		•	2		V
V _{IL}	Latch Pin Low Input Voltage		•		0.8	V
IIL	Latch Pin Current	V _{LATCH} = V ⁺	•		15	μA
t _{PD}	Propagation Delay (Note 6)		•	4.5 5.5	6.0 8.5	ns ns ns
Δt_{PD}	Differential Propagation Delay (Note 6)	$\Delta V_{IN} = 100 \text{mV}, V_{OD} = 20 \text{mV}$		0.3	1.5	ns
t _r	Output Rise Time	10% to 90%		2		ns
t _f	Output Fall Time	90% to 10%		2		ns
t _{LPD}	Latch Propagation Delay (Note 7)			5		ns
t _{SU}	Latch Setup Time (Note 7)			1		ns
t _H	Latch Hold Time (Note 7)			0		ns
t _{DPW}	Minimum Latch Disable Pulse Width (Note 7)			5		ns
f _{MAX}	Maximum Toggle Frequency	V _{IN} = 100mV _{P-P} Sine Wave		100		MHz
t _{JITTER}	Output Timing Jitter	$V_{IN} = 630 m V_{P-P}$ (0dBm) Sine Wave, f = 30MHz		15		ps

The \bullet denotes specifications which apply over the full operating temperature range, otherwise specifications are T_A = 25°C. V⁺ = 5V, V⁻ = -5V, V_{CM} = 0V, V_{LATCH} = 0.8V, V_{OVERDRIVE} = 20mV, unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
V+	Positive Supply Voltage Range		•	2.4		7	V
V-	Negative Supply Voltage Range (Note 3)		•	-7		0	V
V _{OS}	Input Offset Voltage (Note 4)	$\begin{array}{l} R_{S} = 50\Omega \\ R_{S} = 50\Omega \end{array}$	•		0.5	5.0 6.0	mV mV
$\Delta V_{0S} / \Delta T$	Input Offset Voltage Drift				10		μV/°C
I _{OS}	Input Offset Current		•		0.2	3 6	μΑ μΑ
I _B	Input Bias Current (Note 5)		•	-18 -35	-5	5 10	μA μA
V _{CM}	Input Voltage Range		•	-5.1		5.1	V
CMRR	Common Mode Rejection Ratio	$-5V \le V_{CM} \le 5V$	•	61 58	75		dB dB
PSRR+	Positive Power Supply Rejection Ratio	$2.4V \le V^+ \le 7V, V_{CM} = -5V$	•	58 56	85		dB dB
PSRR-	Negative Power Supply Rejection Ratio	$-7V \le V^- \le 0V, V_{CM} = 5V$	•	60 58	80		dB dB



ELECTRICAL CHARACTERISTICS

The \bullet denotes specifications which apply over the full operating temperature range, otherwise specifications are T_A = 25°C. V⁺ = 5V, V⁻ = -5V, V_{CM} = 0V, V_{LATCH} = 0.8V, C_{OUT} = 10pF, V_{OVERDRIVE} = 20mV, unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
A _V	Small-Signal Voltage Gain (Note 10)			1	15		V/mV
V _{OH}	Output Voltage Swing HIGH (Note 8)	I _{OUT} = 1mA I _{OUT} = 10mA	•	4.5 4.3	4.8 4.6		V V
V _{OL}	Output Voltage Swing LOW (Note 8)	$I_{OUT} = -1mA$ $I_{OUT} = -10mA$	•		0.20 0.30	0.4 0.5	V V
I+	Positive Supply Current (Per Comparator)		•		16	22 30	mA mA
-	Negative Supply Current (Per Comparator)		•		9	12 15	mA mA
VIH	Latch Pin High Input Voltage		•	2			V
VIL	Latch Pin Low Input Voltage					0.8	V
IIL	Latch Pin Current	$V_{LATCH} = V^+$	•			15	μA
t _{PD}	Propagation Delay (Note 6)	$\begin{array}{l} \Delta V_{IN} = 100mV, V_{OD} = 20mV \\ \Delta V_{IN} = 100mV, V_{OD} = 20mV \\ \Delta V_{IN} = 100mV, V_{OD} = 5mV \end{array}$	•		4.5 5.5	6.0 8.5	ns ns ns
Δt_{PD}	Differential Propagation Delay (Note 6)	$\Delta V_{IN} = 100 \text{mV}, V_{OD} = 20 \text{mV}$			0.3	1.5	ns
t _r	Output Rise Time	10% to 90%			2		ns
t _f	Output Fall Time	90% to 10%			2		ns
t _{LPD}	Latch Propagation Delay (Note 7)				5		ns
t _{SU}	Latch Setup Time (Note 7)				1		ns
t _H	Latch Hold Time (Note 7)				0		ns
t _{DPW}	Minimum Latch Disable Pulse Width (Note 7)				5		ns
f _{MAX}	Maximum Toggle Frequency	V _{IN} = 100mV _{P-P} Sine Wave			100		MHz
t _{JITTER}	Output Timing Jitter	$V_{IN} = 630 m V_{P-P}$ (0dBm) Sine Wave, f = 30MHz			15		ps

Note 1: Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.

Note 2: The LT1712C and LT1712I are guaranteed to meet specified performance from 0°C to 70°C. The LT1712C is designed, characterized and expected to meet specified performance from -40°C to 85°C but is not tested or QA sampled at these temperatures. The LT1712I is guaranteed to meet specified performance from -40°C to 85°C.

Note 3: The negative supply should not be greater than the ground pin voltages and the maximum voltage across the positive and negative supplies should not be greater than 12V.

Note 4: Input offset voltage is measured with the LT1712 in a configuration which adds external hysteresis. It is defined as the average of the two hysteresis trip points.

Note 5: Input bias current (I_B) is defined as the average of the two input currents.

Note 6: Propagation delay (t_{PD}) is measured with the overdrive added to the actual V_{OS}. Differential propagation delay is defined as: $\Delta t_{PD} = t_{PD}^+ - t_{PD}^-$. Load capacitance is 10pF. Due to test system requirements, the LT1712 propagation delay is specified with a 1k Ω load

to ground for ±5V supplies, or to mid-supply for 2.7V or 5V single supplies.

Note 7: Latch propagation delay (t_{LPD}) is the delay time for the output to respond when the latch pin is deasserted. Latch setup time (t_{SU}) is the interval in which the input signal must remain stable prior to asserting the latch signal. Latch hold time (t_H) is the interval after the latch is asserted in which the input signal must remain stable. Latch disable pulse width (t_{DPW}) is the width of the negative pulse on the latch enable pin that latches in new data on the data inputs.

Note 8: Output voltage swings are characterized and tested at $V^+ = 5V$ and $V^- = 0V$. They are designed and expected to meet these same specifications at $V^- = -5V$.


Note 9: The input voltage range is tested under the more demanding conditions of $V^+ = 5V$ and $V^- = -5V$. The LT1712 is designed and expected to meet these specifications at $V^- = 0V$.

Note 10: The LT1712 voltage gain is tested at $V^+ = 5V$ and $V^- = -5V$ only. Voltage gain at single supply $V^+ = 5V$ and $V^+ = 2.7V$ is guaranteed by design and correlation.


Note 11: Care must be taken to make sure that the LT1712 does not exceed T_{JMAX} when operating with $\pm 5V$ supplies over the industrial temperature range. T_{JMAX} is not exceeded for DC inputs but supply current increases with switching frequency. (See Typical Performance Characteristics)




TYPICAL PERFORMANCE CHARACTERISTICS




Propagation Delay vs Input Common Mode Voltage



Positive Supply Current vs Switching Frequency





Propagation Delay

 $V^+ = 5V$ $V^- = 0V$

 $T_A = 25^{\circ}C$

V_{CM} = 2.5V

 $V_{OD} = 20mV$

 $V_{STEP} = 100 mV$

2

6.0

5.5

5.0

4.5

4.0

3.5

3.0

0

PROPAGATION DELAY (ns)

vs Positive Supply Voltage

tPD

t_{PD}

8


10

1712 G03


6

POSITIVE SUPPLY VOLTAGE (V)

Propagation Delay vs Temperature




Positive Supply Current vs Positive Supply Voltage




Negative Supply Current vs Negative Supply Voltage

4




Input Bias Current vs Input Common Mode Voltage





TYPICAL PERFORMANCE CHARACTERISTICS



PIN FUNCTIONS

-IN A (Pin 1): Inverting Input of A Channel Comparator.

+IN A (Pin 2): Noninverting Input of A Channel Comparator.

V⁻(**Pins 3, 6**): Negative Supply Voltage, Usually–5V. Pins 3 and 6 should be connected together externally.

V⁺ (**Pins 4, 5**): Positive Supply Voltage, Usually 5V. Pins 4 and 5 should be connected together externally.

+IN B (Pin 7): Noninverting Input of B Channel Comparator.

-IN B (Pin 8): Inverting Input of B Channel Comparator.

LEB (Pin 9): Latch Enable Input of B Channel Comparator. **GNDB (Pin 10):** Ground Supply Voltage of B Channel Comparator, Usually 0V. **+OUT B (Pin 11):** Noninverting Output of B Channel Comparator.

-OUT B (Pin 12): Inverting Output of B Channel Comparator.

-OUT A (Pin 13): Inverting Output of A Channel Comparator.

+OUT A (Pin 14): Noninverting Output of A Channel Comparator.

GNDA (Pin 15): Ground Supply Voltage of A Channel Comparator, Usually OV

LEA (Pin 16): Latch Enable Input of A Channel Comparator.



APPLICATIONS INFORMATION

Common Mode Considerations

The LT1712 is specified for a common mode range of -5.1V to 5.1V on a $\pm 5V$ supply, or a common mode range of -0.1V to 5.1V on a single 5V supply. A more general consideration is that the common mode range is from 100mV below the negative supply to 100mV above the positive supply, independent of the actual supply voltage. The criteria for common mode limit is that the output still responds correctly to a small differential input signal.

When either input signal falls outside the common mode limit, the internal PN diode formed with the substrate can turn on resulting in significant current flow through the die. Schottky clamp diodes between the inputs and the supply rails speed up recovery from excessive overdrive conditions by preventing these substrate diodes from turning on.

Input Bias Current

Input bias current is measured with the outputs held at 2.5V with a 5V supply voltage. As with any rail-to-rail differential input stage, the LT1712 bias current flows into or out of the device depending upon the common mode level. The input circuit consists of an NPN pair and a PNP pair. For inputs near the negative rail, the NPN pair is inactive, and the input bias current flows out of the device; for inputs near the positive rail, the PNP pair is inactive, and these currents flow into the device. For inputs far enough away from the supply rails, the input bias current will be some combination of the NPN and PNP bias currents. As the differential input voltage increases, the input current of each pair will increase for one of the inputs and decrease for the other input. Large differential input voltages result in different input currents as the input stage enters various regions of operation. To reduce the influence of these changing input currents on system operation, use a low source resistance.

Latch Pin Dynamics

The internal latches of both LT1712 comparators retain the input data (output latched) when their respective latch pin goes high. Each latch pin will float to a low state when disconnected, but it is better to ground the latch when a flow-through condition is desired. The latch pin is designed to be driven with either a TTL or CMOS output. It has built-in hysteresis of approximately 100mV, so that slow moving or noisy input signals do not impact latch performance. If only one of the comparators is being used at a given time, it is best to latch the second comparator to avoid any possibility of interactions between the comparators in the same package.

High Speed Design Techniques

The extremely fast speed of the LT1712 necessitates careful attention to proper PC board layout and circuit design in order to prevent oscillations. As with most high speed comparators, careful attention to PC board layout and design is critical in order to prevent oscillations. The most common problem involves power supply bypassing which is necessary to maintain low supply impedance. Resistance and inductance in supply wires and PC traces can quickly build up to unacceptable levels, thereby allowing the supply voltages to move as the supply current changes. This movement of the supply voltages will often result in improper operation. In addition, adjacent devices connected through an unbypassed supply impedances.

Bypass capacitors furnish a simple solution to this problem by providing a local reservoir of energy at the device, thus keeping supply impedance low. Bypass capacitors should be as close as possible to the LT1712 supply pins. A good high frequency capacitor, such as a 1000pF ceramic, is recommended in parallel with larger capacitors, such as a 0.1μ F ceramic and a 4.7μ F tantalum in parallel. These bypass capacitors should be soldered to the output ground plane such that the return currents do not pass through the ground plane under the input circuitry. The common tie point for these two ground planes should be at the board ground connection. Such stargrounding and ground plane separation is extremely important for the proper operation of ultra high speed circuits.

Poor trace routes and high source impedances are also common sources of problems. Keep trace lengths as short as possible and avoid running any output trace adjacent to an input trace to prevent unnecessary coupling. If output traces are longer than a few inches, provide proper



APPLICATIONS INFORMATION

termination impedances (typically 100Ω to 400Ω) to eliminate any reflections that may occur. Also keep source impedances as low as possible, preferably much less than $1k\Omega$.

The input and output traces should also be isolated from one another. Power supply traces can be used to achieve this isolation as shown in Figure 1, a typical topside layout of the LT1712 on a multilayer PC board. Shown is the topside metal etch including traces, pin escape vias and the land pads for a GN16 LT1712 and its adjacent X7R 0805 1nF bypass capacitors. The V⁺, V⁻ and GND traces all shield the inputs from the outputs. Although the two V⁻ pins are connected internally, they should be shorted together externally as well in order for both to function as shields. The same is true for the two V⁺ pins. The two GND pins are not connected internally, but in most applications they are both connected directly to the ground plane




Figure 1. Typical Topside Metal for Multilayer PCB Layout

associated with the output circuitry and bypass capacitors. As described previously, star-grounding and ground plane separation is important in order to isolate the input from the output.

Another important technique to avoid oscillations is to provide positive feedback, also known as hysteresis, from the output to the input. Increased levels of hysteresis, however, reduce the sensitivity of the device to input voltage levels, so the amount of positive feedback should be tailored to particular system requirements. The LT1712 is completely flexible regarding the application of hysteresis, due to rail-to-rail inputs and the complementary outputs. Specifically, feedback resistors can be connected from one of the outputs to its corresponding input without regard to common mode considerations. Figure 2 shows two such configurations.




Figure 2. Various Configurations for Introducing Hysteresis

PART NUMBER	DESCRIPTION	COMMENTS
LT1016	UltraFast Precision Comparator	Industry Standard 10ns Comparator
LT1116	12ns Single Supply Ground Sensing Comparator	Single Supply Version of the LT1016
LT1394	7ns, UltraFast Single Supply Comparator	6mA Single Supply Comparator
LT1671	60ns, Low Power, Single Supply Comparator	450µA Single Supply Comparator
LT1714	7ns, Low Power, 3V/5V, R-R Comparator	7ns/5mA version of the LT1712
LT1719	4.5ns, Single Supply 3V/5V Comparator	4mA Comparator with Rail-to-Rail Outputs and Level Shifting
LT1720/LT1721	Dual/Quad, 4.5ns, Single Supply Comparator	Dual/Quad Version of the LT1719

RELATED PARTS

1712i LT/TP 1000 4K • PRINTED IN USA