

PAL10/10016P4A

4 ns ECL Programmable Array Logic

General Description

The PAL1016P4A and PAL10016P4A are members of the National Semiconductor ECL PAL® family. The PAL10/10016P4A is a functional subset of the PAL10/10016P8 (6 ns tpd) and is compatible in pinout, JEDEC map format, and programming algorithm. The ECL PAL family utilizes National Semiconductor's advanced oxide-isolated process and proven Titanium-Tungsten (Ti-W) fuse technology to provide user-programmable logic to replace conventional ECL SSI/MSI gates and flip-flops. Typical chip count reduction gained by using PAL devices is greater than 4:1.

This family allows the systems engineer to customize his chip by opening fuse links to configure AND and OR gates to perform his desired logic function. Complex interconnections that previously required time-consuming layout are thus transferred from PC board to silicon where they can easily be modified during prototype checkout or production.

The PAL transfer function is the familiar sum-of-products implemented with a single array of fusible links. The PAL device incorporates a programmable AND array driving a fixed OR array. The AND term logic matrix incorporates 16 complementary inputs and 32 product terms. The 32 product terms are grouped into four OR functions with eight product terms each. All devices in this series are provided with output polarity fuses. These fuses permit the designer to configure each output independently to provide either a logic true (by leaving the fuse intact) or a logic false (by programming the fuse) when the equation defining that output is satisfied.

Product terms with all fuses programmed assume a logical high state, while product terms connected to both the true

and complement of any input assume a logical low state. All product terms in an unprogrammed part are logically low.

Fuse symbols have been omitted from the logic diagrams to allow the designer use of the diagrams for logic editing.

These ECL PAL devices may be programmed on many PLD programmers. Programming is accomplished using TTL voltage levels. Once programmed and verified, an additional fuse may be programmed to disable further verification. This feature gives the user a proprietary circuit which is difficult to copy.

Features


- High speed:
Combinatorial outputs
tpd = 4 ns max
- Both 10 KH and 100K I/O compatible versions
- Four output functions; sixteen dedicated inputs
- Individually programmable polarity for all logic outputs
- Reliable titanium-tungsten fuses
- Security fuse to prevent direct copying
- Programmed on many PLD programmers
- Fully Supported by PLAN™ Software
- Packaging:
24-pin thin DIP (0.300")
24-pin QUAD CERPAK

Applications

- Programmable replacement for ECL logic
- Address or instruction decoding

Ordering Information

The device number is used to form part of a simplified purchasing code where a package type and temperature range are defined as follows:



Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Temperature Under Bias	-55°C to +125°C
Storage Temperature Range	-65°C to +150°C
V _{EE} Relative to V _{CC}	-7V to +0.5V
Any Input Relative to V _{CC}	V _{EE} to +0.5V

Lead Temperature (Soldering, 10 seconds)	300°C
ESD Tolerance	1000V
C _{ZAP}	= 100 pF
R _{ZAP}	= 1500Ω
Test Method:	Human Body Model
Test Specification:	NSC SOP-5-028

Recommended Operating Conditions

Symbol	Parameter	Min	Typ	Max	Units	
V _{EE}	Supply Voltage	10 KH	-5.46	-5.2	-4.94	V
		100K	-4.73	-4.5	-4.27	
T	Operating Temperature (Note)	10 KH	0		+75	°C
		100K	0		+85	

DC Electrical Characteristics Over Recommended Operating Conditions

Output Load = 50Ω to -2.0V

Symbol	Parameter	Conditions	T _A	Min	Max	Units	
V _{IH}	High Level Input Voltage	Guaranteed Input Voltage High For All Inputs	0°C	-1170	-840	mV	
			+25°C	-1130	-810		
			+75°C	-1070	-735		
			100K	0°C to +85°C	-1165	-880	
V _{IL}	Low Level Input Voltage	Guaranteed Input Voltage Low For All Inputs	0°C	-1950	-1480	mV	
			+25°C	-1950	-1480		
			+75°C	-1950	-1450		
			100K	0°C to +85°C	-1810	-1475	
V _{OH}	High Level Output Voltage	V _{IN} = V _{IH} Max. or V _{IL} Min.	0°C	-1020	-840	mV	
			+25°C	-980	-810		
			+75°C	-920	-735		
			100K	0°C to +85°C	-1025	-880	
V _{OL}	Low Level Output Voltage	V _{IN} = V _{IH} Max. or V _{IL} Min.	0°C	-1950	-1630	mV	
			+25°C	-1950	-1630		
			+75°C	-1950	-1600		
			100K	0°C to +85°C	-1810	-1620	
I _{IH}	High Level Input Current	V _{IN} = V _{IH} Max.	0°C		220	μA	
			+75°C				
			100K	0°C to +85°C			
I _{IL}	Low Level Input Current	V _{IN} = V _{IL} Min.	0°C	0.5		μA	
			+75°C				
			100K	0°C to +85°C			
I _{EE}	Supply Current	V _{EE} = Min.	10 KH	0°C to +75°C	-220	mA	
		All Inputs and Outputs Open	100K	0°C to +85°C			

Note: Operating temperatures for circuits in Dual-In-Line packages are specified as ambient temperatures (T_A) with circuits in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Operating temperatures for circuits packaged in QUAD CERPAK are specified as case temperatures (T_C). All specifications apply after thermal equilibrium has been established.

Switching Characteristics

Over Recommended Operating Conditions, Output load: $R_L = 50\Omega$ to $-2.0V$, $C_L = 5\text{ pF}$ to GND

Symbol	Parameter	Measured Test Conditions	Min	Max	Units
t_{PD}	Input to Output	Measured at threshold points (Note 1)		4	ns
t_r	Output Rise Time	Measured between 20% and 80% points	0.5	2.5	ns
t_f	Output Fall Time		0.5	2.5	ns

Note 1: All AC measurements are to be made from threshold point.


$$V_{IH} = \text{Threshold} + 400\text{ mV}$$

$$V_{IL} = \text{Threshold} - 400\text{ mV}$$


$$\text{Threshold} = \frac{V_{IH\text{Min}} + V_{IL\text{Max}}}{2}$$

Part	Temp	$V_{IH\text{Min}}$	$V_{IL\text{Max}}$	Threshold	V_{IH}	V_{IL}
10 kH	-55°C	-1250	-1480	-1365	-965	-1765
10 kH	0°C	-1170	-1480	-1325	-925	-1725
10 kH	25°C	-1130	-1480	-1300	-900	-1700
10 kH	75°C	-1070	-1450	-1260	-860	-1660
10 kH	125°C	-1000	-1420	-1210	-810	-1610
100 k	All	-1165	-1475	-1300	-900	-1700


Timing Measurements



TL/L/9138-7




Connection Diagram



TL/L/9138-3

Logic Diagram PAL 1016P4A/PAL 10016P4A



JEDEC logic array cell number = product line first cell number + input line number

TL/L/9138-4

Functional Testing

As with all field-programmable devices, the user of the ECL PAL devices provides the final manufacturing step. While National's PAL devices undergo extensive testing when they are manufactured, their logic function can be fully tested only after they have been programmed to the user's pattern.

To ensure that the programmed PAL devices will operate properly in your system, National Semiconductor (along with most other manufacturers of PAL devices) strongly recom-

mends that devices be functionally tested before being installed in your system. Even though the number of post-programming functional failures is small, testing the logic function of the PAL devices before they reach system assembly will save board debugging and rework costs. Refer to National Semiconductor's Application Note #351 and the *Programmable Logic Design Guide* for more information about the functional testing of PAL devices.

Please contact your local sales office for a list of current programming support tools for ECL PAL devices.