

PCF8582

Static CMOS EEPROM

(256 × 8-bit)

Preliminary Specification

Linear Products

DESCRIPTION

The PCF8582 is 2K-bit 5V electrically erasable programmable read only memory (EEPROM) organized as 256 by 8 bits. It is designed in a floating-gate CMOS technology.

As data bytes are received and transmitted via the serial I²C bus, an 8-pin DIP package is sufficient. Up to eight PCF8582 devices may be connected to the I²C bus.

Chip select is accomplished by three address inputs.


FEATURES

- Non-volatile storage of 2K-bit organized as 256 × 8
- Only one power supply required (5V)
- On-chip voltage multiplier for erase/write
- Serial input/output bus (I²C)
- Automatic word address incrementing
- Low power consumption
- One point erase/write timer
- Power-on reset
- 10,000 erase/write cycles per byte
- 10 years non-volatile data retention
- Infinite number of read cycles
- Pin-and address-compatible to PCD8571 and PCD8572

APPLICATIONS

- Telephone
- Radio and television
- General purpose

PIN CONFIGURATION



ORDERING INFORMATION

DESCRIPTION	TEMPERATURE RANGE	ORDER CODE
8-Pin Plastic DIP (SOT-97A)	0 to +70°C	PCF8582N


ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAMETER	RATING	UNIT
V _{DD}	Supply voltage	-0.3 to 7	V
V _{IN}	Input voltage, at Pin 4, (input impedance 500Ω)	V _{SS} - 0.8 to V _{DD} + 0.8	V
T _A	Operating temperature range	0 to +70	°C
T _{STG}	Storage temperature range	-65 to +150	°C
I _I	Current into any input pin	100	μA
I _O	Output current	10	mA

Static CMOS EEPROM

PCF8582

BLOCK DIAGRAM



DC AND AC ELECTRICAL CHARACTERISTICS $V_{DD} = 5V; V_{SS} = 0V; T_A = -40^{\circ}C$ to $+85^{\circ}C$, unless otherwise specified.

SYMBOL	PARAMETER	LIMITS			UNIT
		Min	Typ	Max	
V_{DD}	Operating supply voltage	4.5	5	5.5	V
I_{DDR}	Operating supply current, READ ($f_{SCL} = 100kHz$)		1	TBD	mA
I_{DDW}	Operating supply current, WRITE/ERASE		1	TBD	mA
I_{DDO}	Standby supply current ($V_{DD} = 5V$)		5	TBD	μA
Input SCL					
V_{IL}	Input/output SDA: Input voltage LOW	-0.3		1.5	V
V_{IH}	Input voltage HIGH	3		$V_{DD} + 0.8$	V
V	Output voltage LOW				
V_{OL}	($I_{OL} = 3mA, V_{DD} = 4.5V$)			0.4	V
I_{OH}	Output leakage current HIGH ($V_{OH} = V_{DD}$) Input leakage current			1	μA
$\pm I_{IN}$	(A0, A1, A2, SCL) ¹			1	μA
f_{SCL}	Clock frequency	0		100	kHz
C_I	Input capacity (SCL, SDA)			7	pF
t_i	Noise suppression time constant at SCL and SDA input	0.25	0.5	1	μs
t_{BUF}	Time the bus must be free before a new transmission can start	4.7			μs
t_{HD}, t_{STA}	Hold time start condition. After this period the first clock pulse is generated	4			μs
t_{LOW}	The LOW period of the clock	4.7			μs
t_{HIGH}	The HIGH period of the clock	4			μs

Static CMOS EEPROM

PCF8582

DC AND AC ELECTRICAL CHARACTERISTICS (Continued) $V_{DD} = 5V$; $V_{SS} = 0V$; $T_A = -40^{\circ}C$ to $+85^{\circ}C$, unless otherwise specified.

SYMBOL	PARAMETER	LIMITS			UNIT
		Min	Typ	Max	
t_{SU}, t_{STA}	Setup time for start condition (only relevant for a repeated start condition)	4.7			μs
t_{HD}, t_{DAT} t_{HD}, t_{DAT}	Hold time DATA for: CBUS compatible masters I^2C devices ²	5 0			μs μs
t_{SU}, t_{DAT}	Setup time DATA	250			ns
t_R	Rise time for both SDA and SCL lines			1	μs
t_F	Fall time for both SDA and SCL lines			300	ns
t_{SU}, t_{STO}	Setup time for stop condition	4.7			μs
Erase/write timer constant					
$C_{E/W}$	Erase/write timing capacitor for erase/write cycle of 20ms		3.3		nF
$R_{E/W}$	Erase/write cycle timing resistor		39		k Ω

NOTES:

- Selection of the chip address is done by connecting the A0, A1, and A2 inputs either to V_{SS} or V_{DD} .
- A transmitter must internally provide at least a hold time to bridge the undefined region (maximum 30ns) of the falling edge of SCL.

FUNCTIONAL DESCRIPTION

Characteristics of the I^2C bus

The I^2C bus is intended for communication between different ICs. The serial bus consists of two bidirectional lines, one for data signals (SDA), and one for clock signals (SCL). Both the SDA and the SCL lines must be connected to a positive supply voltage via a pull-up resistor.

The following protocol has been defined:

Data transfer may be initiated only when the bus is not busy.

During data transfer, the data line must remain stable whenever the clock line is HIGH. Changes in the data line while the clock line is HIGH will be interpreted as control signals.

Accordingly, the following bus conditions have been defined:

Bus Not Busy — both data and clock lines remain HIGH.

Start Data Transfer — a change in the state of the data line, from HIGH to LOW, while the clock is HIGH defines the start condition.

Stop Data Transfer — a change in the state of the data line, from LOW to HIGH, defines the stop condition.

Data Valid — the state of the data line represents valid data when, after a start condition, the data line is stable for the duration of the HIGH period of the clock signal. The data on the line may be changed during the LOW period of the clock signal. There is one clock pulse per bit of data.

Each data transfer is initiated with a start condition and terminated with a stop condition; the number of the data bytes transferred between the start and stop conditions is limited to two bytes in the ERASE/WRITE mode and unlimited in the READ mode. The information is transmitted in bytes and each receiver acknowledges with a ninth bit.

Within the I^2C bus specifications a low-speed mode (2kHz clock rate) and a high-speed mode (100kHz clock rate) are defined. The PCF8582 works in both modes. By definition a device that gives out a signal is called a "transmitter," and the device which receives the signal is called a "receiver". The device which controls the signal is called the "master". The devices that are controlled by the master are called "slaves".

Each word of eight bits is followed by one acknowledge bit. This acknowledge bit is a HIGH level put on the bus by the transmitter

whereas the master generates an extra acknowledge-related clock pulse. A slave receiver which it addresses is obliged to generate an acknowledge after the reception of each byte.

Also, a master receiver must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter.

The device that acknowledges has to pull down the SDA line during the acknowledge clock pulse in such a way that the SDA line is stable LOW during the high period of the acknowledge related clock pulse.

Setup and hold times must be taken into account. A master receiver must signal an end-of-data to the slave transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this case the transmitter must leave the data line HIGH to enable the master generation of the stop condition.

 I^2C Bus Protocol

The I^2C bus configuration for different READ and WRITE cycles of the PCF8582 are shown in Figures 1a and 1b.

Static CMOS EPROM

PCF8582




Figure 1

I²C Bus Timing

Figure 2 shows the I²C bus timing.




Figure 2. Timing Requirements for the I²C Bus