
DIGITAL SIGNAL PROCESSOR

1 Digital Signal Processor

1.1 Features

- 100-ns Instruction Cycle Time
- 1568 Words of Configurable On-Chip Data and Program RAM
- 256 Words of On-Chip Program ROM
- 128K Words of Data/Program Space
- Pin-for-Pin Compatible with the SMJ320C25
- 16 Input and 16 Output Channels
- 16-Bit Parallel Interface
- Directly Accessible External Data Memory Space
- Global Data Memory Interface
- 16-Bit Instruction and Data Words
- 32-Bit ALU and Accumulator
- Single-Cycle Multiply or Accumulate Instructions
- 0 to 16-Bit Scaling Shifter
- Bit Manipulation and Logical Instructions
- Instruction Set Support for Floating-Point Operations, Adaptive Filtering, and Extended-Precision Arithmetic
- Block Moves for Data or Program Management
- Repeat Instructions for Efficient Use of Program Space
- Eight Auxiliary Registers and Dedicated Arithmetic Unit for Indirect Addressing
- Serial Port for Direct Code Interface
- Synchronization Input for Synchronous Multiprocessor Configurations
- Wait States for Communication to Slow-Off-Chip Memories or Peripherals
- On-Chip Timer for Control Operations
- Three External Maskable User Interrupts
- Input Pin Polled by Software Branch Instruction
- Programmable Output Pin for Signaling External Devices
- 1.6- μ m CMOS Technology
- Single 5-V Supply
- 68-Pin Leaded Ceramic Chip Carrier (FJ Suffix)

1.2 Description

The SM320C26B Digital Signal Processor is a VLSI digital signal processor and peripheral. The SM320C26B supports a wide range of digital signal processing applications, such as telecommunications, modems, image processing, speech processing, spectrum analysis, audio processing, digital filtering, high-speed control, graphics, and other computation intensive applications.

With a 100-ns instruction cycle time and an innovative memory configuration, the SM320C26B performs operations necessary for many real time digital signal processing algorithms. Since most instructions require only one cycle, the SM320C26B is capable of executing ten million instructions per second. On-chip programmable data/program RAM of 1568 words of 16 bits, on-chip program ROM of 256-words, direct addressing of up to 64K-words of external program and 64K-words of data memory space, and multiprocessor interface features for sharing global memory minimize unnecessary data transfers to take full advantage of the capabilities of the processor.

The SM320C26B scaling shifter has a 16-bit input connected to the data bus and a 32-bit output connected to the ALU. The scaling shifter produces a left shift of 0 to 16 bits on the input data, as programmed in the instruction. The LSBs of the output are filled with zeroes, and the MSBs may be either filled with zeroes or sign-extended, depending upon the status programmed into the SXM (sign-extension mode) bit of status register ST1.

NOTE

The SM320C26B is intended to support existing designs, and is not recommended for new designs. The datasheet has references to design software and hardware tools that may no longer be available.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


2 Device Information

2.1 Ordering Information⁽¹⁾

T _A	PACKAGE	ORDERABLE PART NUMBER	TOP-SIDE MARKING
-55°C to 125°C	FJ	SM320C26BFJM	SM320C26BFJM

(1) For the most current package and ordering information see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

2.2 Pin Assignments



2.2.1 Terminal Functions

Table 2-1. Terminal Functions


TERMINAL		TYPE ⁽¹⁾	DESCRIPTION
NAME	PIN		
A0	26	O/Z	16-bit address bus A15 (MSB) through A0 (LSB)
A1	28		
A2	29		
A3	30		
A4	31		
A5	32		
A6	33		
A7	34		
A8	36		
A9	37		
A10	38		
A11	39		
A12	40		
A13	41		
A14	42		
A15	43		
$\overline{\text{BI0}}$	68	I	Branch control input. Polled by BIOZ instruction.
$\overline{\text{BR}}$	50	O	Bus request signal. Asserted when the SM320C26B requires access to an external global data memory space.
CLKOUT1	58	O	Master clock output (crystal or CLKIN frequency/4)
CLKOUT2	57	O	A second clock output signal
CLKR	64	I	Clock input for serial port receiver
CLKX	63	I	Clock input for serial port transmitter
D0	18	I/O/Z	16-bit data bus D15 (MSB) through D0 (LSB). Multiplexed between program, data, and I/O spaces.
D1	17		
D2	16		
D3	15		
D4	14		
D5	13		
D6	12		
D7	11		
D8	9		
D9	8		
D10	7		
D11	6		
D12	5		
D13	4		
D14	3		
D15	2		
DR	24	I	Serial data receive input
DX	54	O/Z	Serial data transmit output
FSR	25	I	Frame synchronization pulse for receive input
FSX	53	I/O/Z	Frame synchronization pulse for transmit. Configurable as either an input or an output.

(1) I = input, O = output, Z = high impedance

Table 2-1. Terminal Functions (continued)

TERMINAL		TYPE ⁽¹⁾	DESCRIPTION
NAME	PIN		
$\overline{\text{HOLD}}$	67	I	Hold input. When asserted, SM320C26B goes into an idle mode and places the data, address, and control lines in the high-impedance state.
$\overline{\text{HOLDA}}$	55	O	Hold acknowledge signal
$\overline{\text{IACK}}$	60	O	Interrupt acknowledge signal
$\overline{\text{INT0}}$	20	I	External user interrupt inputs
$\overline{\text{INT1}}$	21		
$\overline{\text{INT2}}$	22		
$\overline{\text{DS}}$	45	O/Z	Program, data, and I/O space select signals
$\overline{\text{IS}}$	46		
$\overline{\text{PS}}$	47		
$\overline{\text{MP/MC}}$	1	I	Microprocessor/microcomputer mode select pin
$\overline{\text{MSC}}$	59	O	Microstate complete signal
READY	66	I	Data ready input. Asserted by external logic when using slower devices to indicate that the current bus transaction is complete.
$\overline{\text{RS}}$	65	I	Reset input
$\overline{\text{R/W}}$	48	O/Z	Read/write signal
$\overline{\text{STRB}}$	49	O/Z	Strobe signal
$\overline{\text{SYNC}}$	19	I	Synchronization input
V_{CC}	23	I	5-V supply pins
	35		
	61		
	62		
V_{SS}	10	I	Ground pins
	44		
XF	56	O	External flag output (latched software-programmable signal)
X1	51	O	Output from internal oscillator for crystal
X2/CLKIN	52	I	Input to internal oscillator from crystal or external clock

3 Functional Overview



LEGEND:

- | | | |
|---|----------------------------------|---|
| ACCH = Accumulator high | IFR = Interrupt flag register | PC = Program counter |
| ACCL = Accumulator low | IMR = Interrupt mask register | PFC = Prefetch counter |
| ALU = Arithmetic logic unit | IR = Instruction register | RPTC = Repeat instruction counter |
| ARAU = Auxiliary register arithmetic unit | MCS = Microcall stack | GREG = Global memory allocation register |
| ARS = Auxiliary register pointer buffer | QIR = Queue instruction register | RSR = Serial port receive shift register |
| ARP = Auxiliary register pointer | PR = Product register | XSR = Serial port transmit shift register |
| DP = Data memory page pointer | PRD = Product register for timer | AR0-AR7 = Auxiliary registers |
| DRR = Serial port data receive register | TIM = Timer | ST0, ST1 = Status registers |
| DXR = Serial port data trademark register | TR = Temporary register | C = Carry bit |

Figure 3-1. Functional Block Diagram

3.1 Architectural Overview

The SM320C26B architecture is based on the SMJ320C25 with a different internal RAM and ROM configuration. The SM320C26B integrates 256 words of on-chip ROM and 1568 words of on-chip RAM compared to 4K words of on-chip ROM and 544 words of on-chip RAM for the SMJ320C25. The SM320C26B is pin for pin compatible with the SMJ320C25.

Increased throughput on the SM320C26B for many DSP applications is accomplished by means of single cycle multiply/accumulate instructions with a data move option, eight auxiliary registers with a dedicated arithmetic unit, and faster I/O necessary for data intensive signal processing.

The architectural design of the SM320C26B emphasizes overall speed, communication, and flexibility in the processor configuration. Control signals and instructions provide floating point support, block memory transfers, communication to slower off-chip devices, and multiprocessing implementations.

Three large on-chip RAM blocks, configurable either as separate program and data spaces or as three contiguous data blocks, provide increased flexibility in system design. Programs of up to 256 words can be masked into the internal program ROM. The remainder of the 64K-word program memory space is located externally. Large programs can execute at full speed from this memory space. Programs can also be downloaded from slow external memory to high speed on-chip RAM. A data memory address space of 64K words is included to facilitate implementation of DSP algorithms. The VLSI implementation of the SM320C26B incorporates all of these features as well as many others, including a hardware timer, serial port, and block data transfer capabilities.

3.2 32-Bit ALU and Accumulator

The SM320C26B 32-bit arithmetic logic unit (ALU) and accumulator perform a wide range of arithmetic and logical instructions, the majority of which execute in a single clock cycle. The ALU executes a variety of branch instructions dependent on the status of the ALU or a single bit in a word. These instructions provide the following capabilities:

- Branch to an address specified by the accumulator
- Normalize fixed-point numbers contained in the accumulator
- Test a specified bit of a word in data memory.

One input to the ALU is always provided from the accumulator, and the other input can be provided from the product register (PA) of the multiplier or the input scaling shifter which has fetched data from the RAM on the data bus. After the ALU has performed the arithmetic or logical operations, the result is stored in the accumulator.

The 32-bit accumulator is split into two 16-bit segments for storage in data memory. Additional shifters at the output of the accumulator perform shifts while the data is being transferred to the data bus for storage. The contents of the accumulator remain unchanged.

3.3 Scaling Shifter

The SM320C26B scaling shifter has a 16-bit input connected to the data bus and a 32-bit output connected to the ALU. The scaling shifter produces a left shift of 0 to 16 bits on the input data, as programmed in the instruction. The LSBs of the output are filled with zeroes, and the MSBs can be either filled with zeroes or sign-extended, depending upon the status programmed into the SXM (sign-extension mode) bit of status register STO.

3.4 16 x 16-Bit Parallel Multiplier

The SM320C26B has a 16 x 16-bit hardware multiplier, which is capable of computing a signed or unsigned 32-bit product in a single machine cycle. The multiplier has the following two associated registers:

- A 16-bit temporary register (TR) that holds one of the operands for the multiplier, and
- A 32-bit product register (PR) that holds the product.

Incorporated into the SM320C26B instruction set are single-cycle multiply or accumulate instructions that allow both operands to be processed simultaneously. The data for these operations can reside anywhere in internal or external memory and can be transferred to the multiplier each cycle via the program and data buses.

Four product shift modes are available at the product register (PR) output that are useful when performing multiply or accumulate operations, fractional arithmetic, or justifying fractional products.

3.5 Timer

The SM320C26B provides a memory mapped 16-bit timer for control operations. The on-chip timer (TIM) register is a down counter that is continuously clocked by CLKOUT1. A timer interrupt (TINT) is generated every time the timer decrements to zero, provided the timer interrupt is enabled. The timer is reloaded with the value contained in the period (PRD) register within the next cycle after it reaches zero so that interrupts may be programmed to occur at regular intervals of $PRD + 1$ cycles of CLKOUT1.

3.6 Memory Control

The SM320C26B provides a total of 1568 16-bit words of on-chip data RAM, divided into three separate blocks (B0, B1, and B2). Of the 1568 words, 32 words (block B2) are always data memory, and all other blocks are programmable as either data or program memory. A data memory size of 1568 words allows the SM320C26B to handle a data array of 1536 words, while still leaving 32 locations for intermediate storage. When using B0, B1, or B3 as program memory, instructions can be downloaded from external memory into on-chip RAM, and then executed.

When using on-chip program RAM, ROM, or high-speed external program memory, the SM320C26B runs at full speed without wait states. However, the READY line can be used to interface the SM320C26B to slower, less-expensive external memory. Downloading programs from slow off-chip memory to on-chip program RAM speeds processing while cutting system costs.

The SM320C26B provides three separate address spaces for program memory, data memory, and I/O. The on-chip memory is mapped into either the data memory or program memory space, depending upon the choice of memory configuration.

The instruction configuration (parameter) is used as follows to configure the blocks B0, B1, and B3 as program or as data memory.

Table 3-1. Instruction Configuration


CONFIGURATION	B0	B1	B3
0	Data	Data	Data
1	Program	Data	Data
2	Program	Program	Data
3	Program	Program	Program

Regardless of the configuration, the user may still execute from external program memory.

The SM320C26B provides a ROM of 256 words. The ROM is sufficient to allow the programming of a bootstrap program and interrupt handler, or to implement self test routines.

The SM320C26B has six registers which are mapped into the data memory space: a serial port data receive register, serial port data transmit register, timer register, period register, interrupt mask register, and global memory allocation register.

MEMORY MAPS AFTER A RESET OR CONF 0
1 MP/MC = 1



2 MP/MC = 0





Figure 3-2. Memory Maps After a Reset or CONF 0

MEMORY MAPS AFTER CONF 1
1 MP/MC = 1



2 MP/MC = 0





Figure 3-3. Memory Maps After CONF 1

MEMORY MAPS AFTER CONF 2
1 MP/MC = 1



2 MP/MC = 0





Figure 3-4. Memory Maps After CONF 2

MEMORY MAPS AFTER CONF 3
1 MP/MC = 1



2 MP/MC = 0




Figure 3-5. Memory Maps After CONF 3

3.7 Interrupts and Subroutines

The SM320C26B has three external maskable user interrupts $\overline{\text{INT}}_2$ – $\overline{\text{INT}}_0$, available for external devices that interrupt the processor. Internal interrupts are generated by the serial port (RINT and XINT), by the timer (TINT), and by the software interrupt (TRAP) instruction. Interrupts are prioritized with reset (RS) having the highest priority and the serial port transmit interrupt (XINT) having the lowest priority. All interrupt locations are on two-word boundaries so that branch instruction can be accommodated in those locations if desired.

A built-in mechanism protects multicycle instructions from interrupts. If an interrupt occurs during a multicycle instruction, the interrupt is not processed until the instruction is completed. This mechanism applies both to instructions that are repeated or become multicycle due to the READY signal.

3.8 External Interface

The SM320C26B supports a wide range of system interfacing requirements. Program, data, and I/O address spaces provide interface to memory and I/O, thus maximizing system throughput. I/O design is simplified by having I/O treated the same way as memory. I/O devices are mapped into the I/O address space using the processor's external address and data buses in the same manner as memory-mapped devices. Interface to memory and I/O devices of varying speeds is accomplished by using the READY line. When transitions are made with slower devices, the SM320C26B processor waits until the other device completes its function and signals the processor via the READY line. Then, the SM320C26B continues execution.

A full-duplex serial port provides communication with serial devices, such as codecs, serial A/D converters, and other serial systems. The interface signals are compatible with codecs and many other serial devices with a minimum of external hardware. The serial port can also be used for intercommunication between processors in multiprocessing applications.

The serial port has two memory-mapped registers: the data transmit register (DXR) and the data receive register (DRR). Both registers operate in either the byte mode or 16-bit word mode, any can be accessed in the same manner as any other data memory location. Each register has an external clock, a framing synchronization pulse, and associated shift registers. One method of multiprocessing can be implemented by programming one device to transmit while the others are in the receive mode.

3.9 Multiprocessing

The flexibility of the SM320C26B allows configurations to satisfy a wide range of system requirements. The SM320C26B can be used as follows:

- A standalone processor
- A multiprocessor with devices in parallel
- A slave or host multiprocessor with global memory space
- A peripheral processor interfaced via processor-controlled signals to another device

For multiprocessing applications, the SM320C26B has the capability of allocating global data memory space and communicating with that space via the $\overline{\text{BR}}$ (bus request) and READY control signals. Global memory is data memory shared by more than one processor. Global data memory access must be arbitrated. The 8-bit memory-mapped GREG (global memory allocation register) specifies part of the SM320C26B's data memory as global external memory. The contents of the register determine the size of the global memory space. If the current instruction addresses an operand within that space, $\overline{\text{BR}}$ is asserted to request control of the bus. The length of the memory cycle is controlled by the READY line.

The SM320C26B supports DMA (direct memory access) to its external program or data memory using the $\overline{\text{HOLD}}$ and $\overline{\text{HOLDA}}$ signals. Another processor can take complete control of the SM320C26B's external memory by asserting $\overline{\text{HOLD}}$ low. This causes the SM320C26B to place its address, data, and control lines in a high-impedance state, and assert $\overline{\text{HOLDA}}$.

3.10 Addressing Modes

The SM320C26B instruction set provides three memory addressing modes: direct, indirect, and immediate addressing.

Both direct and indirect addressing can be used to access data memory. In direct addressing, seven bits of the instruction word are concatenated with the nine bits of the data memory page pointer to form the 16-bit data memory address. Indirect addressing accesses data memory through the eight auxiliary registers. In immediate addressing, the data is based on a portion of the instruction word.

In direct memory addressing, the instruction word contains the lower seven bits of the data memory address. This field is concatenated with the nine bits of the data memory page pointer to form the full 16-bit address. Thus, memory is paged in the direct addressing mode with a total of 512 pages, each page containing 128 words.

Eight auxiliary register (AR0–AR7) provide flexible and powerful indirect addressing. To select a specific auxiliary register, the auxiliary register pointer (ARP) is loaded with a value from 0 through 7 for AR0–AR7, respectively.

There are seven types of indirect addressing: auto-increment or auto-decrement, post-indexing by either adding or subtracting the contents of AR0, or single indirect addressing with no increment or decrement and bit-reversal addressing (used in FFTs) with increment or decrement. All operations are performed on the current auxiliary register in the same cycle as the original instruction, followed by a new ARP value being loaded.

3.11 Repeat Feature

A repeat feature, used with instructions such as multiply or accumulate, block moves, I/O transfers, and table read/writes, allows a single instruction to be performed up to 256 times. The repeat counter (RPTC) is loaded with either a data memory value (RPT instruction) or an immediate value (RPTK instruction). The value of this operand is one less than the number of times that the next instruction is executed. Those instructions that are normally multicycle are pipelined when using the repeat feature, and effectively become single-cycle instructions.

3.12 Instruction Set

The SM320C26 microprocessor implements a comprehensive instruction set that supports both numeric intensive signal processing operations as well as general purpose applications, such as multiprocessing and high speed control.

For maximum throughput, the next instruction is prefetched while the current one is being executed. Since the same data lines are used to communicate to external data/program or I/O space, the number of cycles may vary depending upon whether the next data operand fetch is from internal or external program memory. Highest throughput is achieved by maintaining data memory on-chip and using either internal or fast program memory.

[Table 3-2](#) lists the symbols and abbreviations and [Figure 3-6](#) consists primarily of single-cycle, single-word instructions. Infrequently used branch, I/O, and CALL instructions are multicycle. The instruction set summary is arranged according to function and alphabetized within each functional grouping.

Table 3-2. Instruction Symbols

SYMBOL	DEFINITION
B	4-bit field specifying a bit code
CM	2-bit field specifying compare mode
D	Data memory address field
F0	Format status bit
M	Addressing mode bit
K	Immediate operand field
PA	Port address (PA0–PA15 are predefined assembler symbols equal to 0 through 15, respectively)
PM	2-bit field specifying P register output shift code
R	3-bit operand field specifying auxiliary register
S	4-bit left-shift code
CNF	Internal RAM configuration bits
X	3-bit accumulator left-shift field

Figure 3-6. SM320C26B Instruction Set Summary

		ACCUMULATOR MEMORY REFERENCE INSTRUCTIONS																
MNEMONIC	DESCRIPTION	NO. WORDS	INSTRUCTION BIT CODE															
			15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ABS	Absolute value of accumulator	1	1	1	0	0	1	1	1	0	0	0	0	1	1	0	1	1
ADD	Add to accumulator with shift	1	0	0	0	0	← S →	M	← D →									
ADDC	Add to accumulator with carry	1	0	1	0	0	0	0	1	1	M	← D →						
ADDH	Add to high accumulator	1	0	1	0	0	1	0	0	0	M	← D →						
ADDK	Add to accumulator short immediate	1	1	1	0	0	1	1	0	0	← D →							
ADDS	Add to low accumulator with sign extension suppressed	1	0	1	0	0	1	0	0	1	M	← D →						
ADDT	Add to accumulator with shift specified by T register	1	0	1	0	0	1	0	1	0	M	← D →						
ADLK	Add to accumulator long immediate with shift	2	1	1	0	1	← S →	0	0	0	0	0	0	0	0	0	1	0
AND	AND with accumulator	1	0	1	0	0	1	1	1	0	M	← D →						
ANDK	AND immediate with accumulator with shift	2	1	1	0	1	← S →	0	0	0	0	0	1	0	0			
CMPL	Complement accumulator	1	1	1	0	0	1	1	1	0	0	0	1	0	0	1	1	1
LAC	Load accumulator with shift	1	0	0	1	0	← S →	M	← D →									
LACK	Load accumulator immediate short	1	1	1	0	0	1	0	1	0	← K →							
LACT	Load accumulator with shift specified by T register	1	0	1	0	0	0	0	1	1	M	← D →						
LALK	Load accumulator long immediate with shift	2	1	1	0	1	← S →	0	0	0	0	0	0	0	0	0	1	
NEG	Negate accumulator	1	1	1	0	0	1	1	1	0	0	0	1	0	0	0	1	1
NORM	Normalize contents of accumulator	1	1	1	0	0	1	1	1	0	M	X	X	X	0	0	1	0
OR	OR with accumulator	1	0	1	0	0	1	1	0	1	M	← D →						
ORK	OR immediate with accumulator with shift	2	1	1	0	1	← S →	0	0	0	0	0	1	0	1			
ROL	Rotate accumulator left	1	1	1	0	0	1	1	1	0	0	0	1	1	0	1	0	0
ROR	Rotate accumulator right	1	1	1	0	0	1	1	1	0	0	0	1	1	0	1	0	1
SACH	Store high accumulator with shift	1	0	1	1	0	1	← X →	M	← D →								
SACL	Store low accumulator with shift	1	0	1	1	0	0	← X →	M	← D →								
SBLK	Subtract from accumulator long immediate with shift	2	1	1	0	1	← S →	0	0	0	0	0	0	0	1	1		
SFL	Shift accumulator left	1	1	1	0	0	1	1	1	0	0	0	0	1	1	0	0	0
SFR	Shift accumulator right	1	1	1	0	0	1	1	1	0	0	0	0	1	1	0	0	1
SUB	Subtract from accumulator with shift	1	0	0	0	1	← S →	M	← D →									
SUBB	Subtract from accumulator with borrow	1	0	1	0	0	1	1	1	1	M	← D →						
SUBC	Conditional subtract	1	0	1	0	0	0	1	1	1	M	← D →						
SUBH	Subtract from high accumulator	1	0	1	0	0	0	1	0	0	M	← D →						
SUBK	Subtract from accumulator short immediate	1	1	1	0	0	1	1	0	1	← K →							
SUBS	Subtract from low accumulator with sign extension suppressed	1	0	1	0	0	0	1	0	1	M	← D →						
SUBT	Subtract from accumulator with shift specified by T register	1	0	1	0	0	0	1	1	0	M	← D →						
XOR	Exclusive-OR with accumulator	1	0	1	0	0	1	1	0	0	M	← D →						
XORK	Exclusive-OR immediate with accumulator with shift	2	1	1	0	1	← S →	0	0	0	0	0	1	1	0			
ZAC	Zero accumulator	1	1	1	0	0	1	0	1	0	0	0	0	0	0	0	0	0
ZALH	Zero low accumulator and load high accumulator	1	0	1	0	0	0	0	0	0	M	← D →						
ZALR	Zero low accumulator and load high accumulator with rounding	1	0	1	1	1	1	0	1	1	M	← D →						
ZALS	Zero accumulator and load low accumulator with sign extension suppressed	1	0	1	0	0	0	0	0	1	M	← D →						

AUXILIARY REGISTERS AND DATA PAGE POINTER INSTRUCTIONS																					
MNEMONIC	DESCRIPTION	NO. WORDS	INSTRUCTION BIT CODE																		
			15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
ADRK	Add to auxiliary register short immediate	1	0	1	1	1	1	1	1	0	← D →										
CMPR	Compare auxiliary register with auxiliary register AR0	1	1	1	0	0	1	1	1	0	0	1	0	1	0	0	← CM →				
LAR	Load auxiliary register	1	0	0	1	1	0	← R →		M	← K →										
LARK	Load auxiliary register short immediate	1	1	1	0	0	0	← R →		← K →											
LARP	Load auxiliary register pointer	1	0	1	0	1	0	1	0	1	M	0	0	0	1	← R →					
LDP	Load data memory page pointer	1	0	1	0	1	0	0	1	0	← M →										
LDPK	Load data memory page pointer immediate	1	1	1	0	0	1	0	0	← D →											
LRLK	Load auxiliary register long immediate	2	1	1	0	1	0	← R →		0	0	0	0	0	0	0	0				
MAR	Modify auxiliary register	1	0	1	0	1	0	1	0	1	M	← DP →									
SAR	Store auxiliary register	1	0	1	1	1	0	← R →		M	← D →										
SBRK	Subtract from auxiliary register short immediate	1	0	1	1	1	1	1	1	1	← K →										
T REGISTER, P REGISTER, AND MULTIPLY INSTRUCTIONS																					
MNEMONIC	DESCRIPTION	NO. WORDS	INSTRUCTION BIT CODE																		
			15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
APAC	Add P register to accumulator	1	1	1	0	0	1	1	1	0	0	0	0	1	0	1	0	1			
LPH	Load high P register	1	0	1	0	1	0	0	1	1	← M →						← D →				
LT	Load T register	1	0	0	1	1	1	1	0	0	← M →						← D →				
LTA	Load T register and accumulator previous product	1	0	0	1	1	1	1	0	1	← M →						← D →				
LTD	Load T register, accumulate previous product, and move data	1	0	0	1	1	1	1	1	1	← M →						← D →				
LTP	Load T register and store P register in accumulator	1	0	0	1	1	1	1	1	0	← M →						← D →				
LTS	Load T register and subtract previous product	1	0	1	0	1	1	0	1	1	← M →						← D →				
MAC	Multiply and accumulate	2	0	1	0	1	1	1	0	1	← M →						← D →				
MACD	Multiply and accumulate with data move	2	0	1	0	1	1	1	0	0	← M →						← D →				
MPY	Multiply (with T register, store product in P register)	1	0	0	1	1	1	0	0	0	← M →						← D →				
MPYA	Multiply and accumulate previous product	1	0	0	1	1	1	0	1	0	← M →						← D →				
MPYK	Multiply immediate	1	1	0	1	← K →															
MPYS	Multiply and subtract previous product	1	0	0	1	1	1	0	1	1	← M →						← D →				
MPYU	Multiply unsigned	1	1	1	0	0	1	1	1	1	← M →						← D →				
PAC	Load accumulator with P register	1	1	1	0	0	1	1	1	0	0	0	0	1	0	1	0	0			
SPAC	Subtract P register from accumulator	1	1	1	0	0	1	1	1	0	0	0	0	1	0	1	1	0			
SPH	Store high P register	1	0	1	1	1	1	1	0	1	← M →						← D →				
SPL	Store low P register	1	0	1	1	1	1	1	0	0	← M →						← D →				
SPM	Set P register output shift mode	1	1	1	0	0	1	1	1	0	0	0	0	0	1	0	← PM →				
SQRA	Square and accumulate	1	0	0	1	1	1	0	0	1	← M →						← D →				
SQRS	Square and subtract previous product	1	0	1	0	1	1	0	1	0	← M →						← D →				

BRANCH/CALL INSTRUCTIONS																		
MNEMONIC	DESCRIPTION	NO. WORDS	INSTRUCTION BIT CODE															
			15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
B	Branch unconditionally	2	1	1	1	1	1	1	1	1	1	1	1	← D →				1
BACC	Branch to address specified by accumulator	1	1	1	0	0	1	1	1	0	0	0	1	0	0	1	0	1
BANZ	Branch on auxiliary register not zero	2	1	1	1	1	1	0	1	1	1	← D →				1		
BBNZ	Branch if TC bit ≠ 0	2	1	1	1	1	1	0	0	1	1	← D →				1		
BBZ	Branch if TC bit = 0	2	1	1	1	1	1	0	0	0	1	← D →				1		
BC	Branch on carry	2	0	1	0	1	1	1	1	0	1	← D →				1		
BGEZ	Branch if accumulator ≥ 0	2	1	1	1	1	0	1	0	0	1	← D →				1		
BGZ	Branch if accumulator > 0	2	1	1	1	1	0	0	0	1	1	← D →				1		
BIOZ	Branch on I/O status = 0	2	1	1	1	1	1	0	1	0	1	← D →				1		
BLEZ	Branch if accumulator ≤ 0	2	1	1	1	1	0	0	1	0	1	← D →				1		
BLZ	Branch if accumulator < 0	2	1	1	1	1	0	0	1	1	1	← D →				1		
BNC	Branch on no carry	2	0	1	0	1	1	1	1	1	1	← D →				1		
BNV	Branch if no overflow	2	1	1	1	1	0	1	1	1	1	← D →				1		
BNZ	Branch if accumulator ≠ 0	2	1	1	1	1	0	1	0	1	1	← D →				1		
BV	Branch on overflow	2	1	1	1	1	0	0	0	0	1	← D →				1		
BZ	Branch if accumulator = 0	2	1	1	1	1	0	1	1	0	1	← D →				1		
CALA	Call subroutine indirect	1	1	1	0	0	1	1	1	0	0	0	1	0	0	1	0	0
CALL	Call subroutine	2	1	1	1	1	1	1	1	0	1	← D →				1		
RET	Return from subroutine	1	1	1	0	0	1	1	1	0	0	0	1	0	0	1	1	0

I/O AND DATA MEMORY OPERATIONS																		
MNEMONIC	DESCRIPTION	NO. WORDS	INSTRUCTION BIT CODE															
			15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BLKD	Block move from data memory to data memory	2	1	1	1	1	1	1	0	1	M	← D →				1		
BLKP	Block move from program memory to data memory	2	1	1	1	1	1	1	0	0	M	← D →				1		
DMOV	Data move in data memory	1	0	1	0	1	0	1	1	0	M	← D →				1		
FORT	Format serial port registers	1	1	1	0	0	1	1	1	0	0	0	FQ	0	1	1	1	
IN	Input data from port	1	1	0	0	0	← PA →		M	← D →				1				
OUT	Output data to port	1	1	1	1	0	← PA →		M	← D →				1				
RFSM	Reset serial port frame synchronization mode	1	1	1	0	0	1	1	1	0	0	0	1	1	0	1	1	0
RTXM	Reset serial port transmit mode	1	1	1	0	0	1	1	1	0	0	0	1	0	0	0	0	0
RXF	Reset external flag	1	1	1	0	0	1	1	1	0	0	0	0	0	1	1	0	0
SFSM	Set serial port frame synchronization mode	1	1	1	0	0	1	1	1	0	0	0	1	1	0	1	1	1
STXM	Set serial port transmit mode	1	1	1	0	0	1	1	1	0	0	0	1	0	0	0	0	1
SXF	Set external flag	1	1	1	0	0	1	1	1	0	0	0	0	0	1	1	0	1
TBLR	Table read	1	0	1	0	1	1	0	0	0	M	← D →				1		
TBLW	Table write	1	0	1	0	1	1	0	0	1	M	← D →				1		

		CONTROL INSTRUCTIONS																
MNEMONIC	DESCRIPTION	NO. WORDS	INSTRUCTION BIT CODE															
			15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BIT	Test bit	1	1	0	0	1	← D →	M	← D →									
BITT	Test bit specified by T register	1	0	1	0	1	0	1	1	1	M	← D →						
CONF‡	Configure RAM blocks as Data or program	1	1	1	0	0	1	1	1	0	0	0	1	1	1	1	← CNF →	
DINT	Disable interrupt	1	1	1	0	0	1	1	1	0	0	0	0	0	0	0	1	
EINT	Enable interrupt	1	1	1	0	0	1	1	1	0	0	0	0	0	0	0	0	
IDLE	Idle until interrupt	1	1	1	0	0	1	1	1	0	0	0	0	1	1	1	1	
LST	Load status register ST0	1	0	1	0	1	0	0	0	0	M	← D →						
LST1	Load status register ST1	1	0	1	0	1	0	0	0	1	M	← D →						
NOP	No operation	1	0	1	0	1	0	1	0	1	0	0	0	0	0	0	0	
POP	Pop top of stack to low accumulator	1	1	1	0	0	1	1	1	0	0	0	0	1	1	1	0	1
POPD	Pop top of stack to data memory	1	0	1	1	1	1	0	1	0	M	← D →						
PSHD	Push data memory value onto stack	1	0	1	0	1	0	1	0	0	M	← D →						
PUSH	Push low accumulator onto stack	1	1	1	0	0	1	1	1	0	0	0	0	1	1	1	0	0
RC	Reset carry bit	1	1	1	0	0	1	1	1	0	0	0	1	1	0	0	0	0
RHM	Reset hold mode	1	1	1	0	0	1	1	1	0	0	0	1	1	1	0	0	0
ROVM	Reset overflow mode	1	1	1	0	0	1	1	1	0	0	0	0	0	0	0	1	0
RPT	Repeat instruction as specified by data memory value	1	0	1	0	0	1	0	1	1	M	← D →						
RPTK	Repeat instruction as specified by immediate value	1	1	1	0	0	1	0	1	1	← K →							
RSXM	Reset sign-extension mode	1	1	1	0	0	1	1	1	0	0	0	0	0	0	1	1	0
RTC	Reset test/control flag	1	1	1	0	0	1	1	1	0	0	0	1	1	0	0	1	0
SC	Set carry bit	1	1	1	0	0	1	1	1	0	0	0	1	1	0	0	0	1
SHM	Set hold mode	1	1	1	0	0	1	1	1	0	0	0	1	1	1	0	0	1
SOVM	Set overflow mode	1	1	1	0	0	1	1	1	0	0	0	0	0	0	0	1	1
SST	Store status register ST0	1	0	1	1	1	1	0	0	0	M	← D →						
SST1	Store status register ST1	1	0	1	1	1	1	0	0	1	M	← D →						
SSXM	Set sign-extension mode	1	1	1	0	0	1	1	1	0	0	0	0	0	0	1	1	1
STC	Set test/control flag	1	1	1	0	0	1	1	1	0	0	0	1	1	0	0	1	1
TRAP	Software interrupt	1	1	1	0	0	1	1	1	0	0	0	0	1	1	1	1	0

‡ This instruction replaces CNFD and CNFP in the SMJ320C25 instruction set.

3.12.1 Development Support

Together, Texas Instruments and its authorized third-party suppliers offer an extensive line of development support products to assist the user in all aspects of TMS320 second-generation-based design and development. These products range from development and application software to complete hardware development and evaluation systems. Table 3 lists the development support products for the second-generation TMS320 devices.

System development may begin with the use of the simulator, Software Development System (SWDS), or emulator (XDS) along with an assembler/linker. These tools give the TMS320 user various means of evaluation, from software simulation of the second-generation TMS320s (simulator) to full-speed in-circuit emulation with hardware and software breakpoint trace and timing capabilities (XDS).

Software and hardware can be developed simultaneously by using the macro assembler/linker, C compiler, and simulator for software development, the XDS for hardware development, and the Software Development System for both software development and limited hardware development.

Many third-party vendors offer additional development support for the second-generation TMS320s, including assembler/linkers, simulators, high-level languages, applications software, algorithm development tools, applications boards, software development boards, and in-circuit emulators. Refer to the TMS320 Family Development Support Reference Guide ([SPRU011](#)) for further information about TMS320 development support products offered by both Texas Instruments and its third-party suppliers.

Additional support for the TMS320 products consists of an extensive library of product and applications documentation. Three-day DSP design workshops are offered by the TI Regional Technology Centers (RTCs). These workshops provide insight into the architecture and the instruction set of the second-generation TMS320s as well as hands-on training with the TMS320 development tools. When technical questions arise regarding the TMS320 family, contact the Texas Instruments TMS320 Hotline at (713) 274–2320. Or, keep informed on the latest TI and third-party development support tools by accessing the DSP Bulletin Board Service (BBS) at (713) 274–2323. The BBS serves 2400-, 1200-, and 300-bps modems. Also, TMS320 application source code may be downloaded from the BBS.

[Table 3-3](#) gives a complete list of SM320C26B software and hardware development tools.

Table 3-3. SM320C26B Software and Hardware Support

MACRO ASSEMBLER AND LINKER		
Host Computer	Operating System	Part Number
DEC VAX	VMS	TMDS3242250-08
IBM PC	MS/PS DOS	TMDS3242850-02
VAX	ULTRIX	TMDS3242260-08
SUN 3	UNIX	TMDS3242550-08
C COMPILER AND MACRO ASSEMBLER/LINKER		
Host Computer	Operating System	Part Number
DEC VAX	VMS	TMDS3242255-08
IBM PC	MS/PC DOS	TMDS3242855-02
VAX	ULTRIX	TMDS3242265-08
SUN 3	UNIX	TMDS3242555-08
SIMULATOR		
Host Computer	Operating System	Part Number
DEC VAX	VMS	TMDS3242251-08
IBM PC	MS/PC DOS	TMDS3242851-02
EMULATOR		
Model	Power Supply	Part Number
XDS/22	INCLUDED	TMDS3262292
SOFTWARE DEVELOPMENT SYSTEM ON PC		
Host Computer	Operating System	Part Number
IBM PC	MS/PC DOS	TMDX3268828
IBM PC	MS/PC DOS	TMDX3268821 ⁽¹⁾

(1) Includes assembler/linker

4 Electrical Specifications

4.1 Absolute Maximum Ratings^{(1) (2)}

Unless otherwise noted, the list of absolute maximum ratings are specified over operating temperature ranges.

Supply voltage range, V_{CC}	–0.3 V to 7 V
Input voltage range	–0.3 V to 7 V
Output voltage range	–0.3 V to 7 V
Continuous power dissipation	1 W
Operating ambient temperature range	–55°C to 125°C
Storage temperature range, T_{stg}	–55°C to 150°C

- (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under [Section 4.3](#) is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values are with respect to V_{SS} , unless otherwise noted.

4.2 Thermal Information

THERMAL METRIC		SM320C26B	UNITS
		FJ	
		68 PINS	
θ_{JA}	Junction-to-ambient thermal resistance ⁽¹⁾	25.6	°C/W
θ_{JcTop}	Junction-to-case (top) thermal resistance ⁽²⁾	N/A	
θ_{JB}	Junction-to-board thermal resistance ⁽³⁾	11.2	
Ψ_{JT}	Junction-to-top characterization parameter ⁽⁴⁾	2.9	
Ψ_{JB}	Junction-to-board characterization parameter ⁽⁵⁾	10.9	
θ_{JcBot}	Junction-to-case (bottom) thermal resistance ⁽⁶⁾	1.1	

- (1) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.
- (2) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDEC-standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.
- (3) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.
- (4) The junction-to-top characterization parameter, Ψ_{JT} , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA} , using a procedure described in JESD51-2a (sections 6 and 7).
- (5) The junction-to-board characterization parameter, Ψ_{JB} , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA} , using a procedure described in JESD51-2a (sections 6 and 7).
- (6) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

4.3 Recommended Operating Conditions⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
Supply voltage, V_{CC}		4.5	5	5.5	V
Supply ground, V_{SS}			0		V
High-level input voltage, V_{IH}	D15–D0, FSX	2.2			V
	CLKIN, CLKR, CLKX	3.50			
	All other inputs	3			
Low-level input voltage, V_{IL}	D15–D0, FSX, CLKIN, CLKR, CLKX			0.8	V
	All other inputs			0.7	
High-level output current, I_{OH}				300	μ A
Low-level output current, I_{OL}				2	mA
Operating free-air temperature, T_C		–55		125	°C

- (1) T_C MAX at maximum rated operating conditions at any point on case T_C MIN at initial (time zero) power up.

4.4 Electrical Characteristics

over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
V _{OH}	High-level output voltage	V _{CC} = MIN, I _{OH} = MAX	2.4	3		V
V _{OL}	Low-level output voltage	V _{CC} = MIN, I _{OH} = MAX		0.3	0.6	V
I _{OZ}	High-impedance-state output leakage current	V _{CC} = MAX	-20		20	μA
I _I	Input current	V _I = V _{SS} to V _{CC}	-10		10	μA
I _{CC}	Supply current	Normal			185	mA
		Idle/HOLD			100	
C _I	Input capacitance			15		pF
C _O	Output capacitance			15		pF

(1) All typical values are at V_{CC} = 5 V, T_A = 25°C.

5 Clock Characteristics and Timing

5.1 Internal Clock Option

The internal oscillator is enabled by connecting a crystal across X1 and X2/CLKIN (see [Figure 5-1](#)). The frequency of CLKOUT1 is one-fourth the crystal fundamental frequency. The crystal should be either fundamental or overtone mode, and parallel resonant, with an effective series resistance of 30 Ω , a power dissipation of 1 mW, and be specified at a load capacitance of 20 pF. Note that overtone of crystals require an additional tuned LC circuit (see the application report, Hardware Interfacing to the TMS320C25).

5.2 Internal Clock Option

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f_x Input clock frequency ⁽¹⁾	$T_A = -55^\circ\text{C}$ MIN	6.7		40	MHz
C1, C2	$T_C = 125^\circ\text{C}$ MAX		10		pF

(1) This parameter is not production tested.




Figure 5-1. Internal Clock Option

5.3 External Clock Option

An external frequency source can be used by injecting the frequency directly into X2/CLKIN with X1 left unconnected. The external frequency injected must conform to the specifications listed in the following table.

5.4 Switching Characteristics Over Recommended Operating Conditions⁽¹⁾

PARAMETER		MIN	TYP	MAX	UNIT
$t_{c(C)}$	Cycle time, CLKOUT1/CLKOUT2	100		600	ns
$t_{d(C1H-C)}$	Delay time, CLKIN high to CLKOUT1/CLKOUT2/STRB high/low	5		32	ns
$t_{d(C1-C2)}$	Delay time, CLKOUT1 high to CLKOUT2 low, Delay time, CLKOUT2 high to CLKOUT1 high, etc.	Q - 6	Q	Q + 6	ns
$t_{f(C)}$	Fall time, CLKOUT1/CLKOUT2/STRB			5	ns
$t_{r(C)}$	Rise time, CLKOUT1/CLKOUT2/STRB			5	ns
$t_{w(CL)}$	Pulse duration, CLKOUT1/CLKOUT2 low	2Q - 8	2Q	2Q + 8	ns
$t_{w(CH)}$	Pulse duration, CLKOUT1/CLKOUT2 high	2Q - 8	2Q	2Q + 8	ns

(1) $Q = 1/4t_{c(C)}$

5.5 Timing Requirements Over Recommended Operating Conditions⁽¹⁾

		MIN	MAX	UNIT
$t_{c(CL)}$	Cycle time, CLKIN	25	150	ns
$t_{w(CL)}$	Pulse duration, CLKIN low, $t_{c(CL)} = 25 \text{ ns}^{(2)}$	10	15	ns
$t_{w(CH)}$	Pulse duration, CLKIN high, $t_{c(CL)} = 25 \text{ ns}^{(2)}$	10	15	ns
$t_{su(S)}$	Setup time, SYNC before CLKIN low	5	Q - 5	ns
$t_{h(S)}$	Hold time, SYNC from CLKIN low	8		ns

(1) $Q = 1/4t_{c(C)}$

(2) Rise and fall times, assuming a 40–60% duty cycle, are incorporated within this specification CLKIN rise and fall times must be less than 5 ns.





Figure 5-2. Test Load Circuit

**Figure 5-3. Voltage Reference Levels**

6 Memory and Peripheral Interface Timing

6.1 Switching Characteristics Over Recommended Operating Conditions⁽¹⁾

PARAMETER		MIN	TYP	MAX	UNIT
$t_{d(C1-S)}$	\overline{STRB} from CLKOUT1 (if \overline{STRB} is present)	$Q - 6$	Q	$Q + 6$	ns
$t_{d(C2-S)}$	CLKOUT2 to \overline{STRB} (if \overline{STRB} is present)	-6	0	6	ns
$t_{su(A)}$	Address setup time before \overline{STRB} low ⁽²⁾	$Q - 12$			ns
$t_{h(A)}$	Address hold time after \overline{STRB} high ⁽²⁾	$Q - 8$			ns
$t_{w(SL)}$	\overline{STRB} low pulse duration (no wait states) ⁽³⁾	$2Q - 5$	$2Q$	$2Q + 5$	ns
$t_{w(SH)}$	\overline{STRB} high pulse duration (between consecutive cycles) ⁽³⁾		$2Q$		ns
$t_{su(D)W}$	Data write setup time before \overline{STRB} high (no wait states)	$2Q - 20$			ns
$t_{h(D)W}$	Data write hold time from \overline{STRB} high	$Q - 10$	Q		ns
$t_{en(D)}$	Data bus starts being driven after \overline{STRB} low (write cycle)	$0^{(4)}$			ns
$t_{dis(D)}$	Data bus three-state after \overline{STRB} high (write cycle)		Q	$Q + 15^{(4)}$	ns
$t_{d(MSC)}$	\overline{MSC} valid from CLKOUT1	$-10^{(4)}$	0	10	ns

(1) $Q = 1/4t_{c(C)}$

(2) A15–A0, \overline{PS} , \overline{DS} , \overline{IS} , R/\overline{W} , and BR timings are all included in timings referenced as "address".

(3) Delays between CLKOUT1 or CLKOUT2 edges and \overline{STRB} edges track each other, resulting in $t_{w(SL)}$ and $t_{w(SH)}$ being $2Q$ with no wait states.

(4) This parameter is not production tested.

6.2 Timing Requirements Over Recommended Operating Conditions⁽¹⁾

		MIN	MAX	UNIT
$t_{a(A)}$	Access time, read data from address time (read cycle) ⁽²⁾		$3Q - 40$	ns
$t_{su(D)R}$	Setup time, data read before \overline{STRB} high	23		ns
$t_{h(D)R}$	Hold time, data read from \overline{STRB} high	0		ns
$t_{d(SL-R)}$	Delay time, READY valid after \overline{STRB} low (no wait states)		$Q - 22$	ns
$t_{d(C2H-R)}$	Delay time, READY valid after CLKOUT2 high		$Q - 22^{(3)}$	ns
$t_{h(SL-R)}$	Hold time, READY after \overline{STRB} low (no wait states)	$Q + 3$		ns
$t_{h(C2H-R)}$	Hold time, READY after CLKOUT2 high	$Q + 3^{(3)}$		ns
$t_{d(M-R)}$	Delay time, READY valid after \overline{MSC} valid		$2Q - 25^{(3)}$	ns
$t_{h(M-R)}$	Hold time, READY after \overline{MSC} valid	$0^{(3)}$		ns

(1) $Q = 1/4t_{c(C)}$

(2) Read data access time is defined as $t_{a(A)} = t_{su(A)} + t_{w(SL)} - t_{su(D)R} + t_{r(C)}$.

(3) This parameter is not production tested.

7 \overline{RS} , \overline{INT} , \overline{BIO} , and XF Timing

7.1 Switching Characteristics Over Recommended Operating Conditions⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

PARAMETER		MIN	TYP	MAX	UNIT
$t_{d(RS)}$	Delay time, CLKOUT1 low to reset state entered			22 ⁽²⁾	ns
$t_{d(IACK)}$	Delay time, CLKOUT1 to \overline{IACK} valid	-8 ⁽²⁾	0	8	ns
$t_{d(XF)}$	Delay time, XF valid before falling edge of \overline{STRB}	Q - 12			ns

(1) $Q = 1/4t_{c(C)}$

(2) This parameter is not production tested.

7.2 Timing Requirements Over Recommended Operating Conditions⁽¹⁾

		MIN	MAX	UNIT
$t_{su(IN)}$	Setup time, $\overline{INT/BIO/RS}$ before CLKOUT1 high ⁽²⁾	32		ns
$t_{h(IN)}$	Hold time, $\overline{INT/BIO/RS}$ after CLKOUT1 high ⁽²⁾	0		ns
$t_{w(IN)}$	Pulse duration, $\overline{INT/BIO}$ low	$t_{c(C)}$		ns
$t_{w(RS)}$	Pulse duration, \overline{RS} low	$3t_{c(C)}$		ns

(1) $Q = 1/4t_{c(C)}$

(2) \overline{RS} , \overline{INT} , and \overline{BIO} are asynchronous inputs and can occur at any time during a clock cycle. However, if the specified setup time is met, the exact sequence shown in the timing diagram will occur. $\overline{INT/BIO}$ fall time must be less than 8 ns.

8 $\overline{\text{HOLD}}$ Timing

8.1 Switching Characteristics Over Recommended Operating Conditions⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

PARAMETER		MIN	TYP	MAX	UNIT
$t_{d(C1L-AL)}$	Delay time, $\overline{\text{HOLDA}}$ low after CLKOUT1 low	-1 ⁽²⁾		10	ns
$t_{dis(AL-A)}$	Disable time, $\overline{\text{HOLDA}}$ low to address three-state		0		ns
$t_{dis(C1L-A)}$	Disable time, address three-state after CLKOUT1 low ($\overline{\text{HOLD}}$ mode) ⁽³⁾			20 ⁽²⁾	ns
$t_{d(HH-AH)}$	Delay time, $\overline{\text{HOLD}}$ high to $\overline{\text{HOLDA}}$ high			25	ns
$t_{en(A-C1L)}$	Enable time, address driven before CLKOUT1 low ($\overline{\text{HOLD}}$ mode) ⁽³⁾			8 ⁽²⁾	ns

(1) $Q = 1/4t_{c(C)}$

(2) This parameter is not production tested.

(3) A15–A0, $\overline{\text{PS}}$, $\overline{\text{DS}}$, $\overline{\text{IS}}$, $\overline{\text{STRB}}$, and R/W timings are all included in timings referenced as "address".

8.2 Timing Requirements Over Recommended Operating Conditions⁽¹⁾

		MIN	MAX	UNIT
$t_{d(C2H-H)}$	Delay time, $\overline{\text{HOLD}}$ valid after CLKOUT2 high		Q – 24	ns

(1) $Q = 1/4t_{c(C)}$

9 Serial Port Timing

9.1 Switching Characteristics Over Recommended Operating Conditions⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

PARAMETER		MIN	TYP	MAX	UNIT
$t_{d(CH-DX)}$	Delay time, DX valid after CLKX rising edge ⁽²⁾			80	ns
$t_{d(FL-DX)}$	Delay time, DX valid after FSX falling edge (TXM = 0) ⁽²⁾			45	ns
$t_{d(CH-FS)}$	FSX valid after CLKX rising edge (TXM = 1)			45	ns

(1) $Q = 1/4t_{c(C)}$

(2) The last occurrence of FSX falling and CLKX rising.

9.2 Timing Requirements Over Recommended Operating Conditions⁽¹⁾

		MIN	MAX	UNIT
f_{sx}	Serial port frequency	1.25	5000	kHz
$t_{c(SCK)}$	Serial port clock (CLKX/CLKR) cycle time	200	800000	ns
$t_{w(SCK1)}$	Serial port clock (CLKX/CLKR) low pulse duration ⁽²⁾	80		ns
$t_{w(SCK)}$	Serial port clock (CLKX/CLKR) high pulse duration ⁽²⁾	80		ns
$t_{su(FS)}$	FSX/FSR setup time before CLKX/CLKR falling edge (TXM = 0)	18		ns
$t_{h(FS)}$	FSX/FSR hold time after CLKX/CLKR falling edge (TXM = 0)	20		ns
$t_{su(DR)}$	OR setup time before CLKR falling edge	10		ns
$t_{h(DR)}$	OR hold time after CLKR falling edge	20		ns

(1) $Q = 1/4t_{c(C)}$

(2) The duty cycle of the serial port clock must be within 40–60%. Serial port clock (CLKX/CLKR) rise and fall times must be less than 25 ns.

10 Timing Diagrams

Timing measurements are referenced to and from a low voltage of 0.8 V and a high voltage of 2.2 V unless otherwise noted.




Figure 10-1. Clock Timing




Figure 10-2. Memory Read Timing




Figure 10-3. Memory Write Timing





Figure 10-4. One Wait-State Memory Access Timing



† Control signals are \overline{DS} , \overline{IS} , R/\overline{W} , and \overline{XF} .
 ‡ Serial port controls are \overline{DX} and \overline{FSX} .

Figure 10-5. Reset Timing




Figure 10-6. Interrupt Timing




Figure 10-7. \overline{BIO} Timing





Figure 10-8. External Flag Timing



† HOLD is an asynchronous input and can occur at any time during a clock cycle. If the specified timing is met, the exact sequence shown occurs; otherwise, a delay of one CLKOUT2 cycle occurs.

Figure 10-9. HOLD Timing (Part A)




Figure 10-10. $\overline{\text{HOLD}}$ Timing (Part B)




Figure 10-11. Serial Port Receive Timing




Figure 10-12. Serial Port Transmit Timing

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp (3)	Samples (Requires Login)
SM320C26BGBM	OBSOLETE	CPGA	GB	68		TBD	Call TI	Call TI	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SM320C26B :

● Catalog: [TMS320C26B](#)


● Military: [SMJ320C26B](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product
- Military - QML certified for Military and Defense Applications

GB (S-CPGA-P68)

CERAMIC PIN GRID ARRAY



4040114-14/D 11/01

- NOTES:
- A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. Index mark may appear on top or bottom depending vendor.
 - D. Pins are located within 0.010 (0,25) diameter of true position relative to each other at maximum material condition and within 0.030 (0,76) diameter relative to the edges of the ceramic.
 - E. This package can be hermetically sealed with metal lids or with ceramic lids using glass frit.
 - F. The pins can be gold plated or solder dipped.
 - G. Falls within MIL STD 1835 CMGA1-PN, CMGA13-PN and JEDEC MO-067 AA, MO-066 AA respectively

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products

Audio	www.ti.com/audio
Amplifiers	amplifier.ti.com
Data Converters	dataconverter.ti.com
DLP® Products	www.dlp.com
DSP	dsp.ti.com
Clocks and Timers	www.ti.com/clocks
Interface	interface.ti.com
Logic	logic.ti.com
Power Mgmt	power.ti.com
Microcontrollers	microcontroller.ti.com
RFID	www.ti-rfid.com
OMAP Applications Processors	www.ti.com/omap
Wireless Connectivity	www.ti.com/wirelessconnectivity

Applications

Automotive and Transportation	www.ti.com/automotive
Communications and Telecom	www.ti.com/communications
Computers and Peripherals	www.ti.com/computers
Consumer Electronics	www.ti.com/consumer-apps
Energy and Lighting	www.ti.com/energy
Industrial	www.ti.com/industrial
Medical	www.ti.com/medical
Security	www.ti.com/security
Space, Avionics and Defense	www.ti.com/space-avionics-defense
Video and Imaging	www.ti.com/video

TI E2E Community

e2e.ti.com