



Fault-Protected RS-485 Transceivers with 3.3-V to 5-V Operation

Check for Samples: SN65HVD1780-Q1, SN65HVD1781-Q1, SN65HVD1782 -Q1

FEATURES


- Qualified for Automotive Applications
 - Bus-Pin Fault Protection to:
 - > ±70 V ('HVD1780, 81)
 - > ±30 V ('HVD1782)
- Operation With 3.3-V to 5-V Supply Range
- ±16 kV HBM Protection on Bus Pins
- Reduced Unit Load for up to 320 Nodes
- Failsafe Receiver for Open-Circuit, Short-Circuit and Idle-Bus Conditions
- Low Power Consumption
 - Low Standby Supply Current, 1 μA Max
 - I_{CC} 4 mA Quiescent During Operation
- Pin-Compatible With Industry-Standard SN75176
- Signaling Rates of 115 kbps, 1 Mbps, and up to 10 Mbps

DESCRIPTION

These devices are designed to survive overvoltage faults such as direct shorts to power supplies, mis-wiring faults, connector failures, cable crushes, and tool mis-applications. They are also robust to ESD events, with high levels of protection to the human-body-model specification. These devices combine a differential driver and a differential receiver, which operate from a single power supply. In the 'HVD1782, the driver differential outputs and the receiver differential inputs are connected internally to form a bus port suitable for half-duplex (two-wire bus) communication. This port features a wide common-mode voltage range, making the devices suitable for multipoint applications over long cable runs. These devices are characterized from -40° C to 125° C. These devices are pin-compatible with the industry-standard SN75176 transceiver, making them drop-in upgrades in most systems.

SLLSE49-SEPTEMBER 2010

These devices are fully compliant with ANSI TIA/EIA 485-A with a 5-V supply and can operate with a 3.3-V supply with reduced driver output voltage for low-power applications. For applications where operation required over extended is an common-mode voltage range. see the SN65HVD1785 (SLLS872) data sheet.



M0092-02

Transceiver	Signaling Rate	Number of Nodes
HVD1780	Up to 115 kbps	Up to 320
HVD1781	Up to 1 Mbps	Up to 320
HVD1782	Up to 10 Mbps	Up to 64



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SN65HVD1780-Q1, SN65HVD1781-Q1, SN65HVD1782 -Q1



www.ti.com

SLLSE49-SEPTEMBER 2010



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.


ORDERING INFORMATION⁽¹⁾

T _A	PACKAGE ⁽²⁾		ORDERABLE PART NUMBER	TOP-SIDE MARKING
			SN65HVD1780QDRQ1 ⁽³⁾	Product Preview
-40°C to 125°C	SOIC – D	Reel of 2500	SN65HVD1781QDRQ1	1781Q
			SN65HVD1782QDRQ1 ⁽³⁾	Product Preview


(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

(2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

(3) Product Preview



LOGIC DIAGRAM (POSITIVE LOGIC)



DEVICE INFORMATION

Input	Enable	Outp	uts	Driver State
D	DE	А	В	
Н	Н	Н	L	Actively drive bus High
L	Н	L	H Actively drive bus Low	
Х	L	Z	Z	Driver disabled ⁽¹⁾
Х	OPEN	Z	Z	Driver disabled by default ⁽¹⁾
OPEN	Н	Н	L	Actively drive bus High by default

DRIVER FUNCTION TABLE

(1) When both the driver and receiver are disabled, the device enters a low-power standby mode.

RECEIVER FUNCTION TABLE

Differential Input	Enable	Output	Receiver State
$V_{ID} = V_A - V_B$	RE	R	
$V_{IT+} < V_{ID}$	L	Н	Receive valid bus High
$V_{IT-} < V_{ID} < V_{IT+}$	L	?	Indeterminate bus state
$V_{ID} < V_{IT-}$	L	L	Receive valid bus Low
Х	Н	Z	Receiver disabled ⁽¹⁾
Х	OPEN	Z	Receiver disabled by default ⁽¹⁾
Open-circuit bus	L	Н	Fail-safe high output
Short-circuit bus	L	Н	Fail-safe high output
Idle (terminated) bus	L	Н	Fail-safe high output

(1) When both the driver and receiver are disabled, the device enters a low-power standby mode.

Submit Documentation Feedback

Copyright © 2010, Texas Instruments Incorporated

2



SLLSE49-SEPTEMBER 2010

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

					VALUE	UNIT
V _{CC}	Supply voltage	-0.5 to 7	V			
		'HVD1	780, 81	A, B pins	-70 to 70	V
	Voltage range at bus pins	'HVD1	782	A, B pins	-70 to 30	V
	Input voltage range at any	y logic pin			-0.3 to V _{CC} + 0.3	V
	Transient overvoltage pul	se through 100 Ω per TIA-485			-70 to 70	V
	Receiver output current	-24 to 24	mA			
TJ	Junction temperature	170	°C			
	Continuous total power di		See Dissipation Rating Table			
		Human-Body Model (HBM), IEC 60)749-26.	Bus terminals and GND	±16	kV
ESD	ESD Electrostatic discharge	Human-Body Model (HBM). Test m upon AEC-Q100-002	Human-Body Model (HBM). Test method based Bus terminals and GND		±16	kV
LOD	Electrostatio discharge	Human-Body Model (HBM), AEC-0	2100-002	All Pins	±4	kV
		Charged-Device Model (CDM), AE	C-Q100-011	All Pins	±2	kV
		Machine Model (MM) , AEC-Q100-003 All Pins		±400	V	

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

PACKAGE DISSIPATION RATINGS

PACKAGE ⁽¹⁾	JEDEC THERMAL MODEL	T _A < 25℃ RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 85°C RATING	T _A = 105°C RATING	T _A = 125°C RATING (3.3 V ONLY)
	High-K	905 mW	7.25 mW/°C	470 mW	325 mW	180 mW
SOIC (D) 8-pin	Low-K	516 mW	4.1 mW/°C	268 mW	186 mW	103 mW

For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

RECOMMENDED OPERATING CONDITIONS

			MIN	NOM	MAX	UNIT	
V _{CC}	Supply voltage	3.15	5	5.5	V		
VI	Input voltage at any bus terminal (separately	y or common mode) ⁽¹⁾	-7		12	V	
VIH	High-level input voltage (driver, driver enable	e, and receiver enable inputs)	2		V _{CC}	V	
V _{IL}	Low-level input voltage (driver, driver enable	e, and receiver enable inputs)	0		0.8	V	
V _{ID}	Differential input voltage		-12		12	V	
	Output current, driver	-60		60	mA		
I _O	Output current, receiver	-8		8	mA		
RL	Differential load resistance			60		Ω	
CL	Differential load capacitance			50		pF	
		HVD1780			115		
1/t _{UI}	Signaling rate	HVD1781			1	Mbps	
		HVD1782			10		
-	Operating free-air temperature (See	5-V supply	-40		105		
T _A	application section for thermal information)	3.3-V supply	-40		125	°C	
TJ	Junction Temperature		-40		150		

(1) By convention, the least positive (most negative) limit is designated as minimum in this data sheet.

Submit Documentation Feedback 3



SLLSE49-SEPTEMBER 2010

ELECTRICAL CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST C	ONDITIONS	T	MIN	TYP	MAX	UNIT
		$R_L = 60 \Omega, 4.75 V \leq V$		T _A < 85°C	1.5			
		on each output to -7 V to 12 V Figure 1		T _A < 125°C	1.4			
		R _L = 54 Ω,		T _A < 85°C	1.7	2		
V _{od}	Driver differential output voltage magnitude	$4.75 \text{ V} \le \text{V}_{CC} \le 5.25 \text{ V}$	V	T _A < 125°C	1.5			V
		$R_L = 54 \Omega,$ 3.15 V ≤ V _{CC} ≤ 3.45 V	V		0.8	1		
		$R_L = 100 \Omega$,		T _A < 85°C	2.2	2.5		
		$4.75 \text{ V} \le \text{V}_{\text{CC}} \le 5.25 \text{ V}$	/	$T_A < 125^{\circ}C$	2			
∆ V _{OD}	Change in magnitude of driver differential output voltage	R _L = 54 Ω			-50	0	50	mV
V _{OC(SS)}	Steady-state common-mode output voltage				1	$V_{CC}/2$	3	V
ΔV _{OC}	Change in differential driver output common-mode voltage				-50	0	50	mV
V _{OC(PP)}	Peak-to-peak driver common-mode output voltage	Center of two $27-\Omega$ lo See Figure 2	ad resistors	З,		500		mV
C _{OD}	Differential output capacitance					23		pF
V _{IT+}	Positive-going receiver differential input voltage threshold					-100	-35	
V _{IT-}	Negative-going receiver differential input voltage threshold			-180	-150		mV	
V _{HYS}	Receiver differential input voltage threshold hysteresis $(V_{IT+} - V_{IT-})^{(1)}$			30	50			
V _{он}	Receiver high-level output voltage	I _{OH} = -8 mA		2.4	V _{CC} - 0.3		V	
V _{OL}	Receiver low-level output voltage	$I_{OL} = 8 \text{ mA} \qquad \frac{T_A < 85^{\circ}\text{C}}{T_A < 125^{\circ}\text{C}}$				0.2	0.4	V
VOL	Received low level output voltage			С			0.5	v
I(LOGIC)	Driver input, driver enable, and receiver enable input current				-50		50	μA
oz	Receiver output high-impedance current	$V_0 = 0 V \text{ or } V_{CC}, \overline{RE}$	at V _{CC}		-1		1	μA
OS	Driver short-circuit output current		1	1	-200		200	mA
		V _{CC} = 3.15 to 5.5 V	V _I = 12 V	1780, 1781		75	100	
I(BUS)	Bus input current (disabled driver)	or		1782		400	500	μA
1(000)		V _{CC} = 0 V, DE at 0 V	$V_{1} = -7 V$	1780, 1781	-60	-40		•
				1782	-400	-300		
		Driver and receiver enabled	DE = V _{CC} RE = GNE no load	Ď,		4	6	
		Driver enabled, receiver disabled	$DE = V_{CC}$ $RE = V_{CC}$ no load	,		3	5	mA
I _{CC} Supply current (quiescent)	Supply current (quiescent)	Driver disabled, receiver enabled	DE = GND, RE = GND, no load			2	4	
	,	$\begin{array}{c} DE = GNE\\ D = open,\\ RE = V_{CC},\\ no \ load. \ T \end{array}$				0.15	1	۸
		disabled, standby mode DE = RE =					12	μA
	Supply current (dynamic)	See the Typical C	Characteristi	cs section				

(1) Ensured by design. Not production tested.

4 Submit Documentation Feedback

Copyright © 2010, Texas Instruments Incorporated



SLLSE49-SEPTEMBER 2010

SWITCHING CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST C	MIN	ТҮР	MAX	UNIT	
DRIVER (HVD1780)							
			3.15 V < V _{CC} < 3.45 V	0.4	1.4	1.8	μS
t _r , t _f	Driver differential output rise/fall time		$3.15 \text{ V} < \text{V}_{CC} < 5.5 \text{ V}$	0.4	1.7	2.6	μs
t _{PHL} , t _{PLH}	Driver propagation delay	$R_L = 54 \Omega, C_L = 50$ pF, See Figure 3			0.8	2	μS
t _{SK(P)}	Driver differential output pulse skew, t _{PHL} – t _{PLH}	p.,			20	250	ns
t _{PHZ} , t _{PLZ}	Driver disable time				0.1	5	μS
t _{PZH} , t _{PZL}	Driver enable time	Receiver enabled Receiver disabled	See Figure 4 and Figure 5		0.2 3	3 12	μS
DRIVER (HVD	1781)				-		
t _r , t _f	Driver differential output rise/fall time			50		300	ns
t _{PHL} , t _{PLH}	Driver propagation delay					200	ns
t _{SK(P)}	Driver differential output pulse skew, t _{PHL} – t _{PLH}	$_{\rm L} = 54 \ \Omega, \ C_{\rm L} = 50$			25	ns	
t _{PHZ} , t _{PLZ}	Driver disable time					3	μS
		Receiver enabled	See Figure 4 and Figure 5			300	ns
t _{PZH} , t _{PZL} Driver enable time		Receiver disabled				10	μS
DRIVER (HVD	1782)						
			All V_{CC} and Temp			50	
t _r , t _f	Driver differential output rise/fall time	R _L = 54 Ω,	V _{CC} > 4.5V and T < 105°C		16		ns
t _{PHL} , t _{PLH}	Driver propagation delay	$C_L = 50 \text{ pF}$				55	ns
t _{SK(P)}	Driver differential output pulse skew, t _{PHL} – t _{PLH}		See Figure 3			10	ns
t _{PHZ} , t _{PLZ}	Driver disable time					3	μS
		Receiver enabled	See Figure 4 and Figure 5			300	ns
t _{PZH} , t _{PZL}	Driver enable time	Receiver disabled				9	μS
RECEIVER (A	LL DEVICES UNLESS OTHERWISE NOT	ED)					
t _r , t _f	Receiver output rise/fall time (1)		All devices		4	15	ns
+ +	Possiver propagation delay time		HVD1780, HVD1781		100	200	
t _{PHL} , t _{PLH}	Receiver propagation delay time	C _L = 15 pF, — See Figure 6	HVD1782			80	ns
t _{SK(P)}	Receiver output pulse skew,		HVD1780, HVD1781		6	20	ns
	$ \mathbf{t}_{PHL} - \mathbf{t}_{PLH} $		HVD1782			5	
t _{PLZ} , t _{PHZ}	Receiver disable time ⁽¹⁾	Driver enabled, See	0		15	100	ns
t _{PZL(1)} , t _{PZH(1)}	Receiver enable time	Driver enabled, See	-		80	300	ns
t _{PZL(2}), t _{PZH(2)} Receiver enable time		Driver disabled, See Figure 8			3	9	μS

(1) Ensured by design. Not production tested.

SN65HVD1780-Q1, SN65HVD1781-Q1, SN65HVD1782 -Q1

SLLSE49-SEPTEMBER 2010

www.ti.com

NSTRUMENTS

EXAS

THERMAL INFORMATION

PARAMETER		TEST CONDITIONS	VALUE	UNIT
Ja Junction-to-ambient thermal resistance (no airflow) SOIC-8		JEDEC high-K model	138	
$R_{\theta JA}$ Junction-to-ambient thermal resistance (no airflow)	SUIC-8	JEDIC low-K model	242	°C/M
R _{0JB} Junction-to-board thermal resistance	SOIC-8		62	°C/W
$R_{\theta JC}$ Junction-to-case thermal resistance	SOIC-8		61	°C/W
I		$ \begin{array}{l} V_{CC} = 3.6V, \ T_{J} = 150^\circC, \ R_{L} = 300 \ \Omega, \\ C_{L} = 50 \ pF \ (driver), \ C_{L} = 15 \ pF \ (receiver) \\ 3.3\text{-}V \ supply, \ unterminated^{(1)} \end{array} $	75	
		$ \begin{array}{l} V_{CC}=3.6V,\ T_J=150^\circ C,\ R_L=100\ \Omega,\\ C_L=50\ pF\ (driver),\ C_L=15\ pF\ (receiver)\\ 3.3\text{-}V\ supply,\ RS-422\ load^{(1)} \end{array} $	95	
		$ \begin{array}{l} V_{CC}=3.6V,\ T_J=150^\circ C,\ R_L=54\ \Omega,\\ C_L=50\ pF\ (driver),\ C_L=15\ pF\ (receiver)\\ 3.3\text{-}V\ supply,\ RS-485\ load^{(1)} \end{array} $	115	
P _D Power dissipation		$ \begin{array}{l} V_{CC} = 5.5 V, \ T_J = 150^\circ C, \ R_L = 300 \ \Omega, \\ C_L = 50 \ pF \ (driver), \ C_L = 15 \ pF \ (receiver) \\ 5 - V \ supply, \ unterminated^{(1)} \end{array} $	290	mW
		$ \begin{array}{l} V_{CC} = 5.5V, \ T_J = 150^\circ C, \ R_L = 100 \ \Omega, \\ C_L = 50 \ pF \ (driver), \ C_L = 15 \ pF \ (receiver) \\ 5-V \ supply, \ RS-422 \ load^{(1)} \end{array} $	320	
		$ \begin{array}{l} V_{CC} = 5.5V, \ T_J = 150^\circ C, \ R_L = 54 \ \Omega, \\ C_L = 50 \ pF \ (driver), \ C_L = 15 \ pF \ (receiver) \\ 5-V \ supply, \ RS-485 \ load^{(1)} \end{array} $	400	
T _{SD} Thermal-shutdown junction temperature			170	°C

(1) Driver and receiver enabled, 50% duty cycle square-wave signal at signaling rate: 1 Mbps.

APPLICATION INFORMATION

Hot-Plugging

These devices are designed to operate in "hot swap" or "hot pluggable" applications. Key features for hot-pluggable applications are power-up, power-down glitch free operation, default disabled input/output pins, and receiver failsafe. As shown in Figure 9, an internal Power-On Reset circuit keeps the driver outputs in a high-impedance state until the supply voltage has reached a level at which the device will reliably operate. This ensures that no problems will occur on the bus pin outputs as the power supply turns on or turns off.

As shown in the device FUNCTION TABLE, the enable inputs have the feature of default disable on both the driver enable and receiver enable. This ensures that the device will neither drive the bus nor report data on the R pin until the associated controller actively drives the enable pins.

Receiver Failsafe

The differential receiver is "failsafe" to invalid bus states caused by open bus conditions such as, a disconnected connector, shorted bus conditions caused by damaged cabling, or idle bus conditions that occur when no driver is actively driving a valid RD-485 bus state on the network. In any of these cases, the differential receiver will output a failsafe HIGH state, so that small noise signals do not cause problems at the receiver output.


6




www.ti.com

PARAMETER MEASUREMENT INFORMATION

Input generator rate is 100 kbps, 50% duty cycle, rise and fall times less than 6 nsec, output impedance 50 Ω.










Figure 2. Measurement of Driver Differential and Common-Mode Output With RS-485 Load







NOTE: D at 3 V to test non-inverting output, D at 0 V to test inverting output.

Figure 4. Measurement of Driver Enable and Disable Times With Active High Output and Pulldown Load


Product Folder Link(s): SN65HVD1780-Q1 SN65HVD1781-Q1 SN65HVD1782 -Q1



8

www.ti.com





NOTE: D at 0 V to test non-inverting output, D at 3 V to test inverting output.

Figure 5. Measurement of Driver Enable and Disable Times With Active-Low Output and Pullup Load





Figure 6. Measurement of Receiver Output Rise and Fall Times and Propagation Delays









Figure 7. Measurement of Receiver Enable/Disable Times With Driver Enabled



www.ti.com




PARAMETER MEASUREMENT INFORMATION (continued)

Figure 8. 'HVD1781 Measurement of Receiver Enable Times With Driver Disabled










SLLSE49-SEPTEMBER 2010



70-V Fault-Protection

12

The SN65HVD17xx family of RS-485 devices is designed to survive bus pin faults up to \pm 70V. The devices designed for fast signaling rate (10 Mbps) will not survive a bus pin fault with a direct short to voltages above 30V when:

- 1. the device is powered on AND
- 2a. the driver is enabled (DE=HIGH) AND D=HIGH AND the bus fault is applied to the A pin OR
- 2b. the driver is enabled (DE=HIGH) AND D=LOW AND the bus fault is applied to the B pin

Under other conditions, the device will survive shorts to bus pin faults up to 70V. Table 1 summarizes the conditions under which the device may be damaged, and the conditions under which the device will not be damaged.

POWER	DE	D	Α	В	RESULTS
OFF	Х	Х	-70V < V _A < 70V	$-70V < V_{B} < 70V$	Device survives
ON	LO	Х	-70V < V _A < 70V	$-70V < V_{B} < 70V$	Device survives
ON	HI	L	-70V < V _A < 70V	$-70V < V_{B} < 30V$	Device survives
ON	HI	L	-70V < V _A < 70V	30V < V _B	Damage may occur
ON	HI	Н	-70V < V _A < 30V	-70V < V _B < 30V	Device survives
ON	HI	Н	30V < V _A	-70V < V _B < 30V	Damage may occur

Table	1. Device	Conditions
-------	-----------	------------

Copyright © 2010, Texas Instruments Incorporated

Product Folder Link(s): SN65HVD1780-Q1 SN65HVD1781-Q1 SN65HVD1782 -Q1



24-Jan-2013

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
	(1)		Drawing			(2)		(3)		(4)	
SN65HVD1781QDRQ1	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	1781Q	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ Only one of markings shown within the brackets will appear on the physical device.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN65HVD1781-Q1 :

Catalog: SN65HVD1781



PACKAGE OPTION ADDENDUM

24-Jan-2013

• Catalog - TI's standard catalog product

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65HVD1781QDRQ1	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

26-Jan-2013



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN65HVD1781QDRQ1	SOIC	D	8	2500	367.0	367.0	35.0

D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ectivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2013, Texas Instruments Incorporated