



SN65HVD21A SLLSE36 – DECEMBER 2010

# 6 Mbps, Extended Common-Mode RS-485 Transceiver

Check for Samples: SN65HVD21A

## **FEATURES**

- Common-Mode Voltage Range (-20 V to 25 V) More Than Doubles TIA/EIA-485 Requirement
- Reduced Unit-Load for up to 256 Nodes
- Bus I/O Protection to Over 16-kV HBM
- Failsafe Receiver for Open-Circuit, Short-Circuit and Idle-Bus Conditions
- Low Standby Supply Current 1-µA Max
- More Than 100 mV Receiver Hysteresis

# **APPLICATIONS**

- Long Cable Solutions
  - Factory Automation
  - Security Networks
  - Building HVAC
- Severe Electrical Environments
  - Electrical Power Inverters
  - Industrial Drives
  - Avionics


# DESCRIPTION

The SN65HVD21A offers performance far exceeding typical RS-485 devices. In addition to meeting all requirements of the TIA/EIA-485-A standard, the device operates over an extended range of common-mode voltage, and has features such as high ESD protection, wide receiver hysteresis, and failsafe operation. This device is ideally suited for long-cable networks, and other applications where the environment is too harsh for ordinary transceivers.

The device is designed for bidirectional data transmission on multipoint twisted-pair cables. Example applications are digital motor controllers, remote sensors and terminals, industrial process control, security stations, and environmental control systems.

The device combines a 3-state differential driver and a differential receiver, which operate from a single 5-V power supply. The driver differential outputs and the receiver differential inputs are connected internally to form a differential bus port that offers minimum loading to the bus. This port features an extended common-mode voltage range making the device suitable for multipoint applications over long cable runs.

#### Device Operates Over a Wider Common-Mode Voltage Range



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SLLSE36-DECEMBER 2010





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

# **DESCRIPTION (CONTINUED)**

The SN65HVD21A allows up to 256 connected nodes at moderate data rates (up to 6 Mbps). The driver output slew rate is controlled to provide reliable switching with shaped transitions which reduce high-frequency noise emissions.

The receivers also include a failsafe circuit that provides a high-level output within 250 microseconds after loss of the input signal. The most common causes of signal loss are disconnected cables, shorted lines, or the absence of any active transmitters on the bus. This feature prevents noise from being received as valid data under these fault conditions. This feature may also be used for Wired-Or bus signaling.

The SN65HVD21A is characterized for operation over the temperature range of -40°C to 85°C.

# **PRODUCT SELECTION GUIDE**

| PART NUMBERS | CABLE LENGTH AND SIGNALING RATE <sup>(1)</sup> | NODES     | MARKING  |
|--------------|--|-----------|----------|
| SN65HVD21A   | Up to 150 m at 5 Mbps (with slew rate limit)   | Up to 256 | D: VP21A |

(1) Distance and signaling rate predictions based upon Belden 3105A cable and 15% eye pattern jitter.

#### **AVAILABLE OPTIONS**

| PLASTIC SMALL-OUTLINE <sup>(1)</sup> |  |
|--------------------------------------|--|
| D-PACKAGE                            |  |
| (JEDEC MS-012)                       |  |
| SN65HVD21AD                          |  |

(1) Add R suffix for taped and reeled carriers.

#### Table 1. DRIVER FUNCTION TABLE

| INPUT | ENABLE | 0 | UTPUTS |
|-------|--------|---|--------|
| D     | DE     | Α | В      |
| Н     | Н      | Н | L      |
| L     | Н      | L | Н      |
| Х     | L      | Z | Z      |
| Х     | OPEN   | Z | Z      |
| OPEN  | н      | Н | L      |

H = high level, L= low level, X = don't care, Z = high impedance (off), ? = indeterminate

### Table 2. RECEIVER FUNCTION TABLE

| DIFFERENTIAL INPUT<br>V <sub>ID</sub> = (V <sub>A</sub> – V <sub>B</sub> ) |      | OUTPUT<br>R                  |  |  |  |
|--|------|------------------------------|--|--|--|
| 0.2 V ≤ VID  | L    | Н                            |  |  |  |
| –0.2 V < VID < 0.2 V   | L    | H (see Note <sup>(1)</sup> ) |  |  |  |
| VID ≤ -0.2 V   | L    | L                            |  |  |  |
| Х  | н    | Z                            |  |  |  |
| Х  | OPEN | Z                            |  |  |  |
| Open circuit   | L    | Н                            |  |  |  |
| Short Circuit  | L    | Н                            |  |  |  |
| Idle (terminated) bus  | L    | Н                            |  |  |  |
| H = high level, L= low level, Z = high impedance (off)                     |      |                              |  |  |  |

(1) If the differential input  $V_{ID}$  remains within the transition range for more than 250 µs, the integrated failsafe circuitry detects a bus fault, and set the receiver output to a high state. See Figure 15.

2



## **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range (unless otherwise noted) <sup>(1)</sup>

|   |                                     |           | SN65HVD2X            |
|---|-------------------------------------|-----------|----------------------|
| Supply voltage <sup>(2)</sup> , V <sub>CC</sub>                                 |                                     |           | –0.5 V to 7 V        |
| Voltage at any bus I/O termin   | al                                  |           | –27 V to 27 V        |
| Voltage input, transient pulse, A and B, (through 100 $\Omega$ , see Figure 16) |                                     |           | -60 V to 60 V        |
| Voltage input at any D, DE or RE terminal                                       |                                     |           | -0.5 V to VCC+ 0.5 V |
| Receiver output current, I <sub>O</sub>   |                                     |           | -10 mA to 10 mA      |
|   |                                     | A, B, GND | 16 kV                |
| Electroptatio discharge   | Human Body Model <sup>(3)</sup>     | All pins  | 5 kV                 |
| Electrostatic discharge   | Charged-Device Model <sup>(4)</sup> | All pins  | 1.5 kV               |
|   | Machine Model <sup>(5)</sup>        | All pins  | 200 V                |
| Continuous total power dissip   | pation                              |           | See Thermal Table    |
| Junction temperature, T <sub>J</sub>  |                                     |           | 150°C                |

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values, except differential I/O bus voltages, are with respect to network ground terminal.

(3) Tested in accordance with JEDEC Standard 22, Test Method A114-A.

(4) Tested in accordance with JEDEC Standard 22, Test Method C101.

(5) Tested in accordance with JEDEC Standard 22, Test Method A115-A

## **RECOMMENDED OPERATING CONDITIONS**

|  |                     | MIN  | NOM | MAX      | UNIT |
|--|---------------------|------|-----|----------|------|
| Supply voltage, V <sub>CC</sub>                |                     | 4.5  | 5   | 5.5      | V    |
| Voltage at any bus I/O terminal                | A, B                | -20  |     | 25       | V    |
| High-level input voltage, V <sub>IH</sub>      |                     | 2    |     | $V_{CC}$ | V    |
| Low-level input voltage, VIL                   | D, DE, RE           | 0    |     | 0.8      | v    |
| Differential input voltage, $V_{ID}$           | A with respect to B | -25  |     | 25       | V    |
|  | Driver              | -110 |     | 110      | ~ ^  |
| Output current                                 | Receiver            | -8   |     | 8        | mA   |
| Operating free-air temperature, T <sub>A</sub> | (1)                 | -40  |     | 85       | °C   |
| Junction temperature, T <sub>J</sub>           |                     | -40  |     | 130      | °C   |

(1) Maximum free-air temperature operation is allowed as long as the device recommended junction temperature is not exceeded.

SN65HVD21A

SLLSE36-DECEMBER 2010

SLLSE36-DECEMBER 2010



www.ti.com

# DRIVER ELECTRICAL CHARACTERISTICS

#### over recommended operating conditions

|                              | PARAMETER   | TEST CONDITIONS  | MIN  | TYP <sup>(1)</sup> | MAX      | UNIT |
|------------------------------|---|--|------|--------------------|----------|------|
| V <sub>IK</sub>              | Input clamp voltage   | I <sub>I</sub> = -18 mA                                    | -1.5 | 0.75               |          | V    |
| Vo                           | Open-circuit output voltage   | A or B, No load  | 0    |                    | $V_{CC}$ | V    |
|                              |   | No load (open circuit)                                     | 3.3  | 4.2                | $V_{CC}$ |      |
| V <sub>OD(SS)</sub>          | Steady-state differential output voltage  | $R_L = 54 \Omega$ , See Figure 1                           | 1.8  | 2.5                |          | V    |
|                              |   | With common-mode loading, See Figure 2                     | 1.8  |                    |          |      |
| $\Delta  V_{\text{OD(SS)}} $ | Change in steady-state differential<br>output voltage between logic states              | See Figure 1 and Figure 3                                  | -0.1 |                    | 0.1      | V    |
| V <sub>OC(SS)</sub>          | Steady-state common-mode output voltage   | See Figure 1   | 2.1  | 2.5                | 2.9      | V    |
| $\Delta V_{\text{OC(SS)}}$   | Change in steady-state common-mode output voltage, $V_{OC(H)} - V_{OC(L)}$              | See Figure 1 and Figure 4                                  | -0.1 |                    | 0.1      | V    |
| V <sub>OC(PP)</sub>          | Peak-to-peak common-mode output<br>voltage, V <sub>OC(MAX)</sub> – V <sub>OC(MIN)</sub> | $R_L$ = 54 $\Omega,C_L$ = 50 pF, See Figure 1 and Figure 4 | 0.35 |                    |          | V    |
| V <sub>OD(RING)</sub>        | Differential output voltage over and under shoot  | $R_L = 54 \ \Omega, \ C_L = 50 \ pF, \ See \ Figure \ 5$   |      |                    | 10%      |      |
| I <sub>I</sub>               | Input current   | D, DE  | -100 |                    | 100      | μA   |
|                              | Output current with power off.  | $V_0 < = -7 V$ to 12 V, Other input = 0 V                  | -100 |                    | 125      | A    |
| I <sub>O</sub>               | High impedance state output current.  | $V_0 < = -20$ V to 25 V, Other input = 0 V                 | -200 |                    | 250      | μA   |
| I <sub>OS</sub>              | Short-circuit output current  | $V_0 = -20$ V to 25 V, See Figure 9                        | -250 |                    | 250      | mA   |
| C <sub>OD</sub>              | Differential output capacitance   |  |      |                    | 20       | pF   |

(1) All typical values are at  $V_{CC}$  = 5 V and 25°C.

# **DRIVER SWITCHING CHARACTERISTICS**

over recommended operating conditions

|                         | PARAMETER   | TEST CONDITIONS                         | MIN | TYP <sup>(1)</sup> | MAX | UNIT |
|-------------------------|---|---|-----|--------------------|-----|------|
| t <sub>PLH</sub>        | Differential output propagation delay, low-to-high          | $R_L = 54 \Omega$ ,                     |     |                    |     |      |
| t <sub>PHL</sub>        | Differential output propagation delay, high-to-low          | C <sub>L</sub> = 50 pF,<br>See Figure 3 | 20  | 32                 | 60  | ns   |
| t <sub>r</sub>          | Differential output rise time                               | $R_L = 54 \Omega$ ,                     |     |                    |     |      |
| t <sub>f</sub>          | Differential output fall time                               | C <sub>L</sub> = 50 pF,<br>See Figure 3 | 20  | 40                 | 50  | ns   |
| t <sub>PZH</sub>        | Propagation delay time, high-impedance-to-high-level output | RE at 0 V,                              |     |                    | 100 |      |
| t <sub>PHZ</sub>        | Propagation delay time, high-level output-to-high-impedance | See Figure 6                            |     |                    | 100 | ns   |
| t <sub>PZL</sub>        | Propagation delay time, high-impedance-to-high-level output | RE at 0 V,                              |     |                    | 400 |      |
| t <sub>PLZ</sub>        | Propagation delay time, high-level output-to-high-impedance | See Figure 7                            |     |                    | 100 | ns   |
| t <sub>d(standby)</sub> | Time from an active differential output to standby          |   |     |                    | 2   | μs   |
| t <sub>d(wake)</sub>    | Wake-up time from standby to an active differential output  | RE at V <sub>CC</sub> , See Figure 8    |     |                    | 8   | μs   |
| t <sub>sk(p)</sub>      | Pulse skew   t <sub>PLH</sub> - t <sub>PHL</sub>            |   |     |                    | 6   | ns   |

(1) All typical values are at  $V_{CC}$  = 5 V and 25°C



# **RECEIVER ELECTRICAL CHARACTERISTICS**

over recommended operating conditions

|                     | PARAMETER   | TES                               | ST CONDITIONS                                 | MIN  | TYP <sup>(1)</sup> | MAX | UNIT |
|---------------------|---|-----------------------------------|---|------|--------------------|-----|------|
| V <sub>IT(+)</sub>  | Positive-going differential input voltage threshold       |                                   | $V_0 = 2.4 \text{ V}, I_0 = -8 \text{ mA}$    |      | 60                 | 200 |      |
| V <sub>IT(-)</sub>  | Negative-going differential input voltage threshold       | See Figure 10                     | $V_{O} = 0.4 \text{ V}, I_{O} = 8 \text{ mA}$ | -200 | -60                |     | mV   |
| V <sub>HYS</sub>    | Hysteresis voltage (V <sub>IT+</sub> – V <sub>IT-</sub> ) |                                   |   | 100  | 130                |     | mV   |
| N                   | Positive-going differential input failsafe voltage        | 0                                 | VCM = -7 V to 12 V                            | 40   | 120                | 200 |      |
| V <sub>IT(F+)</sub> | threshold   | See Figure 15                     | VCM = −20 V to 25 V                           |      | 120                | 250 | mV   |
|                     | Negative-going differential input failsafe voltage        | 0 5 15                            | VCM = -7 V to 12 V                            | -200 | -120               | -40 |      |
| V <sub>IT(F-)</sub> | threshold   | See Figure 15                     | VCM = -20 V to 25 V                           | -250 | -120               |     | mV   |
| V <sub>IK</sub>     | Input clamp voltage                                       | I <sub>I</sub> = -18 mA           |   | -1.5 |                    |     | V    |
| V <sub>OH</sub>     | High-level output voltage                                 | $V_{ID} = 200 \text{ mV}, I_{OH}$ | <sub>1</sub> = −8 mA, See Figure 11           | 4    |                    |     | V    |
| V <sub>OL</sub>     | Low-level output voltage                                  | $V_{ID} = -200 \text{ mV}, I_{C}$ | <sub>DL</sub> = 8 mA, See Figure 11           |      |                    | 0.4 | V    |
|                     |   | $V_1 = -7$ to 12 V, C             | Other input = 0 V                             | -100 |                    | 125 |      |
| I <sub>I(BUS)</sub> | Bus input current (power on or power off)                 | $V_1 = -20$ to 25 V,              | Other input = 0 V                             | -200 |                    | 250 | μA   |
| I <sub>I</sub>      | Input current   | RE                                |   | -100 |                    | 100 | μA   |
| RI                  | Input resistance  |                                   |   | 96   |                    |     | kΩ   |
| CID                 | Differential input capacitance                            | V <sub>ID</sub> = 0.5 + 0.4 si    | ne (2π × 1.5 × 10 <sup>6</sup> t)             |      | 20                 |     | pF   |

(1) All typical values are at 25°C.

# **RECEIVER SWITCHING CHARACTERISTICS**

over recommended operating conditions (unless otherwise noted)


|                         | PARAMETER  | TEST CONDITIONS  | MIN | ТҮР | MAX | UNIT |
|-------------------------|--|--|-----|-----|-----|------|
| t <sub>PLH</sub>        | Propagation delay time, low-to-high level output       | See Figure 11  |     | 25  | 50  | 22   |
| t <sub>PHL</sub>        | Propagation delay time high-to low level output        |  |     | 25  | 50  | ns   |
| t <sub>r</sub>          | Receiver output rise time                              | See Figure 11  |     | 2   | 4   | 22   |
| t <sub>f</sub>          | Receiver output fall time                              | TEST CONDITIONS         See Figure 11         See Figure 11         See Figure 12         See Figure 12         See Figure 13         See Figure 14, DE at 0 V         See Figure 15, pulse rate = 1 kHz |     | 2   | 4   | ns   |
| t <sub>PZH</sub>        | Receiver output enable time to high level              |  |     | 90  | 120 | ns   |
| t <sub>PHZ</sub>        | Receiver output disable time from high level           | See Figure 12  |     | 16  | 35  |      |
| t <sub>PZL</sub>        | Receiver output enable time to low level               |  |     | 90  | 120 | ns   |
| t <sub>PLZ</sub>        | Receiver output disable time from low level            | See Figure 13  |     | 16  | 35  |      |
| t <sub>r(standby)</sub> | Time from an active receiver output to standby         |  |     |     | 2   | μs   |
| t <sub>r(wake)</sub>    | Wake-up time from standby to an active receiver output | See Figure 14, DE at 0 V   |     |     | 8   |      |
| t <sub>sk(p)</sub>      | Pulse skew  t <sub>PLH</sub> - t <sub>PHL</sub>        |  |     |     | 5   |      |
| t <sub>p(set)</sub>     | Delay time, bus fail to failsafe set                   |  |     | 250 | 350 | μs   |
| t <sub>p(reset)</sub>   | Delay time, bus recovery to failsafe reset             | See Figure 15, pulse rate = 1 kHz  |     | 50  |     | ns   |

## SUPPLY CURRENT

over recommended operating conditions (unless otherwise noted)

| P               | PARAMETER TEST CONDITIONS |   | MIN | TYP | MAX | UNIT |
|-----------------|---------------------------|---|-----|-----|-----|------|
|                 | Supply current            | Driver enabled (DE at V <sub>CC</sub> ), Receiver enabled (RE at 0 V), No load, V <sub>I</sub> = 0 V or V <sub>CC</sub>               |     | 8   | 12  | mA   |
| I <sub>CC</sub> |                           | Driver enabled (DE at V <sub>CC</sub> ), Receiver disabled (RE at V <sub>CC</sub> ), No load, V <sub>I</sub> = 0 V or V <sub>CC</sub> |     | 7   | 11  | mA   |
|                 |                           | Driver disabled (DE at 0 V), Receiver enabled (RE at 0 V), No load  |     | 5   | 8   | mA   |
|                 |                           | Driver disabled (DE at 0 V), Receiver disabled (RE at V <sub>CC</sub> ) D open  |     |     | 1   | μA   |


## EQUIVALENT INPUT AND OUTPUT SCHEMATIC DIAGRAMS






#### PARAMETER MEASUREMENT INFORMATION

**NOTE:** Test load capacitance includes probe and jig capacitance (unless otherwise specified). Signal generator characteristics: rise and fall time <6 ns, pulse rate 100 kHz, 50% duty cycle, Zo = 50  $\Omega$  (unless otherwise specified).








Figure 2. Driver Test Circuit, V<sub>OD</sub> With Common-Mode Loading




Figure 3. Driver Switching Test Circuit and Waveforms





Figure 4. Driver V<sub>OC</sub> Test Circuit and Waveforms

**ISTRUMENTS** 

EXAS

## PARAMETER MEASUREMENT INFORMATION (continued)



NOTE:  $V_{OD(RING)}$  is measured at four points on the output waveform, corresponding to overshoot and undershoot from the  $V_{OD(H)}$  and  $V_{OD(L)}$  steady state values.






Figure 6. Driver Enable/Disable Test, High Output




Figure 7. Driver Enable/Disable Test, Low Output



## PARAMETER MEASUREMENT INFORMATION (continued)




Figure 8. Driver Standby/Wake Test Circuit and Waveforms




Figure 9. Driver Short-Circuit Test




Figure 10. Receiver DC Parameter Definitions




Figure 11. Receiver Switching Test Circuit and Waveforms






Figure 12. Receiver Enable Test Circuit and Waveforms, Data Output High




Figure 13. Receiver Enable Test Circuit and Waveforms, Data Output Low





Figure 14. Receiver Standby and Wake Test Circuit and Waveforms



### PARAMETER MEASUREMENT INFORMATION (continued)










Figure 16. Test Circuit and Waveforms, Transient Overvoltage Test





## LOGIC DIAGRAM

SLLSE36-DECEMBER 2010



Texas Instruments

## THERMAL INFORMATION


|                         |  | SN65HVD21A |       |
|-------------------------|--|------------|-------|
|                         | THERMAL METRIC <sup>(1)</sup>                | SOIC (D)   | UNITS |
|                         |  | 8 PINS     |       |
| $\theta_{JA}$           | Junction-to-ambient thermal resistance       | 78.1       |       |
| $\theta_{\text{JCtop}}$ | Junction-to-case (top) thermal resistance    | 56.5       |       |
| $\theta_{JB}$           | Junction-to-board thermal resistance         | 50.44      | °C/W  |
| ΨJT                     | Junction-to-top characterization parameter   | 4.1        | C/W   |
| Ψјв                     | Junction-to-board characterization parameter | 32.6       |       |
| $\theta_{\text{JCbot}}$ | Junction-to-case (bottom) thermal resistance | n/a        |       |

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.


## POWER DISSIPATION

| PARAMETERS                  |                                 | TEST CONDITIONS  | VALUE  | UNIT |    |  |
|-----------------------------|---------------------------------|--|--------|------|----|--|
| Device Power                | Typical                         | $\label{eq:V_CC} \begin{array}{l} V_{CC} = 5 \ \text{V}, \ T_J = 25^\circ\text{C}, \\ R_L = 54 \ \Omega, \ C_L = 50 \ \text{pF} \ (\text{driver}), \\ C_L = 15 \ \text{pF} \ (\text{receiver}), \\ 50\% \ \text{Duty cycle square-wave signal}, \\ \text{Driver and receiver enabled} \end{array}$ | 5 Mbps | 260  | mW |  |
| dissipation, P <sub>D</sub> | Worst case                      | $V_{CC} = 5.5 \text{ V}, T_J = 125^{\circ}\text{C},$ $R_L = 54 \Omega, C_L = 50 \text{ pF},$ $C_L = 15 \text{ pF} \text{ (receiver)},$ 50% Duty cycle square-wave signal,<br>Driver and receiver enabled   | 5 Mbps | 342  | mW |  |
| Thermal shut down juncti    | on temperature, T <sub>SD</sub> |  |        | 170  | °C |  |





SLLSE36-DECEMBER 2010





www.ti.com



## **APPLICATION INFORMATION**

### THEORY OF OPERATION

The SN65HVD21A integrates a differential receiver and differential driver with additional features for improved performance in electrically-noisy, long-cable, or other fault-intolerant applications.

The receiver hysteresis (typically 130 mV) is much larger than found in typical RS-485 transceivers. This helps reject spurious noise signals which would otherwise cause false changes in the receiver output state.


Slew rate limiting on the driver outputs reduces the high-frequency content of signal edges. This decreases reflections from bus discontinuities, and allows longer stub lengths between nodes and the main bus line. Designers should consider the maximum signaling rate and cable length required for a specific application, and choose the transceiver best matching those requirements.

When DE is low, the differential driver is disabled, and the A and B outputs are in high-impedance states. When DE is high, the differential driver is enabled, and drives the A and B outputs according to the state of the D inputs.

When  $\overline{RE}$  is high, the differential receiver output buffer is disabled, and the R output is in a high-impedance state. When  $\overline{RE}$  is low, the differential receiver is enabled, and the R output reflects the state of the differential bus inputs on the A and B pins.

If both the driver and receiver are disabled, (DE low and  $\overline{RE}$  high) then all nonessential circuitry, including auxiliary functions such as failsafe and receiver equalization is placed in a low-power standby state. This reduces power consumption to less than 5µW. When either enable input is asserted, the circuitry again becomes active.

In addition to the primary differential receiver, these devices incorporate a set of comparators and logic to implement an active receiver failsafe feature. These components determine whether the differential bus signal is valid. Whenever the differential signal is close to zero volts (neither high nor low), a timer initiates, If the differential input remains within the transition range for more than 250 microseconds, the timer expires and set the receiver output to the high state. If a valid bus input (high or low) is received at any time, the receiver output reflects the valid bus state, and the timer is reset.










Figure 24. Receiver Operation With 20-V Offset on Input Signal

| $H(s) = k_0 \left[ (1-k_1) + \frac{k_1 p_1}{(s+p_1)} \right] \left[ (1-k_2) + \frac{k_2 p_2}{(s+p_2)} \right] \left[ (1-k_3) + \frac{k_3 p_3}{(s+p_3)} \right]$ | k0<br>(DC<br>loss) | p1<br>(MHz) | k1  | p2<br>(MHz) | k2  | p3<br>(MHz) | k3 |
|---|--------------------|-------------|-----|-------------|-----|-------------|----|
| Similar to 160m of Belden 3105A   | 0.95               | 0.25        | 0.3 | 3.5         | 0.5 | 15          | 1  |
| Similar to 250m of Belden 3105A   | 0.9                | 0.25        | 0.4 | 3.5         | 0.7 | 12          | 1  |
| Similar to 500m of Belden 3105A   | 0.8                | 0.25        | 0.6 | 2.2         | 1   | 8           | 1  |
| Similar to 1000m of Belden 3105A  | 0.6                | 0.3         | 1   | 3           | 1   | 6           | 1  |



Figure 25. Cable Attenuation Model for Jitter Measurements



24-Jan-2013

# PACKAGING INFORMATION

| Orderable Device | Status | Package Type | •       | Pins | Package Qty | Eco Plan                   | Lead/Ball Finish | MSL Peak Temp      | Op Temp (°C) | Top-Side Markings | Samples |
|------------------|--------|--------------|---------|------|-------------|----------------------------|------------------|--------------------|--------------|-------------------|---------|
|                  | (1)    |              | Drawing |      |             | (2)                        |                  | (3)                |              | (4)               |         |
| SN65HVD21AD      | ACTIVE | SOIC         | D       | 8    | 75          | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM | -40 to 85    | VP21A             | Samples |
| SN65HVD21ADR     | ACTIVE | SOIC         | D       | 8    | 2500        | Green (RoHS<br>& no Sb/Br) | CU NIPDAU        | Level-1-260C-UNLIM | -40 to 85    | VP21A             | Samples |

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND**: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and package, or 2) lead-based die adhesive used between

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> Only one of markings shown within the brackets will appear on the physical device.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com

Texas Instruments

# **TAPE AND REEL INFORMATION**





# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




| *All dimensions are nominal |                 |                    |   |      |                          |                          |            |            |            |            |           |                  |
|-----------------------------|-----------------|--------------------|---|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| Device                      | Package<br>Type | Package<br>Drawing |   | SPQ  | Reel<br>Diameter<br>(mm) | Reel<br>Width<br>W1 (mm) | A0<br>(mm) | B0<br>(mm) | K0<br>(mm) | P1<br>(mm) | W<br>(mm) | Pin1<br>Quadrant |
| SN65HVD21ADR                | SOIC            | D                  | 8 | 2500 | 330.0                    | 12.4                     | 6.4        | 5.2        | 2.1        | 8.0        | 12.0      | Q1               |

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

26-Jan-2013



\*All dimensions are nominal

| Device       | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|--------------|--------------|-----------------|------|------|-------------|------------|-------------|
| SN65HVD21ADR | SOIC         | D               | 8    | 2500 | 340.5       | 338.1      | 20.6        |

D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
   E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

| Products                     |                          | Applications                  |                                   |
|------------------------------|--------------------------|-------------------------------|-----------------------------------|
| Audio                        | www.ti.com/audio         | Automotive and Transportation | www.ti.com/automotive             |
| Amplifiers                   | amplifier.ti.com         | Communications and Telecom    | www.ti.com/communications         |
| Data Converters              | dataconverter.ti.com     | Computers and Peripherals     | www.ti.com/computers              |
| DLP® Products                | www.dlp.com              | Consumer Electronics          | www.ti.com/consumer-apps          |
| DSP                          | dsp.ti.com               | Energy and Lighting           | www.ti.com/energy                 |
| Clocks and Timers            | www.ti.com/clocks        | Industrial                    | www.ti.com/industrial             |
| Interface                    | interface.ti.com         | Medical                       | www.ti.com/medical                |
| Logic                        | logic.ti.com             | Security                      | www.ti.com/security               |
| Power Mgmt                   | power.ti.com             | Space, Avionics and Defense   | www.ti.com/space-avionics-defense |
| Microcontrollers             | microcontroller.ti.com   | Video and Imaging             | www.ti.com/video                  |
| RFID                         | www.ti-rfid.com          |                               |                                   |
| OMAP Applications Processors | www.ti.com/omap          | TI E2E Community              | e2e.ti.com                        |
| Wireless Connectivity        | www.ti.com/wirelessconne | ectivity                      |                                   |

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2013, Texas Instruments Incorporated