


### DESCRIPTION

The SN74LV8153 is a serial-to-parallel data converter. It accepts serial input data and outputs 8-bit parallel data.

The automatic data-rate detection feature of the SN74LV8153 eliminates the need for an external oscillator and helps with cost and board real-estate savings.

The OUTSEL pin is used to choose between open collector and push-pull outputs. The open-collector option is suitable when this device is used in applications such as LED interface, where high drive current is required. SOUT is the output that acknowledges reception of the serial data.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to V<sub>CC1</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.



#### FUNCTION TABLE (each buffer)

		•		,	
	INPUT	S		OUTPUT	OUTPUT
OUTSEL	RESET	OE	Dn	Yn	STRUCTURE
L	Н	L	Н	L	
L	Н	L	L	Н	
L	Х	Н	Х	н	Open collector
L	L	Х	Х	Н	
Н	Н	L	Н	Н	
Н	Н	L	L	L	Duch null
н	Х	Н	Х	Z	Push-pull
н	L	L	Х	L	

In the open-collector mode (OUTSEL = L), the outputs are inverted, e.g., Y1 = I, when D1 = H



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

- Single-Wire Serial Data Input
- Compatible With UART Serial-Data Format
- Up to Eight Devices (64-Bit Parallel) Can Share the Same Bus by Using Different Combinations of A0, A1, A2
- Up to 40 mA Current Drive in Open-Collector Mode for Driving LEDs
- Outputs Can be Configured as Open-Collector or Push-Pull
- Internal Oscillator and Counter for Automatic Data-Rate Detection
- Output Levels Are Referenced to V<sub>CC2</sub> and Can Be Configured From 3 V to 12 V
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 1000-V Charged-Device Model (C101)

### SUMMARY OF RECOMMENDED OPERATING CONDITIONS

PARAMETER	
V <sub>CC1</sub>	3 V to 5.5 V
V <sub>CC2</sub>	3 V to 13.2 V
IOL	40 mA @ V <sub>CC2</sub> = 4.5 V (open-collector mode)
ЮН	–24 mA @ V <sub>CC2</sub> = 12 V (push-pull mode)
Maximum Data Rate	24 Kbps

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



SCLS555 - JUNE 2004

#### **ORDERING INFORMATION**

TA	PACKAGE(1)		ORDERABLE PART NUMBER	TOP-SIDE MARKING	
	PDIP – N	Tube	SN74LV8153N	SN74LV8153N	
–40°C to 85°C	TSSOP – PW	Tube	SN74LV8153PW	LV8153	
	1350P - PW	Tape and reel	SN74LV8153PWR		

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.


#### **PIN DESCRIPTION**

PIN #	PIN NAME	I/O	PIN FUNCTION
1	V <sub>CC1</sub>		Power-supply pin (all inputs and outputs except for Y0-Y7)
2-4	A0, A1, A2	In	The address pins are used to program the address of the device and allow up to eight devices to share the same bus.
5	D	In	Serial data input
6	OUTSEL	In	Choose between open-collector and push-pull type outputs (Y0-Y7).
7	RESET	In	Initialize register status
8	OE	In	Force Y0-Y7 to Hi-Z
9	SOUT	Out	Outputs a pulse when latch data is changed. Supplied by $V_{CC1}$ .
12-19	Y0-Y7	Out	Push-pull or open collector parallel data outputs. Supplied by V <sub>CC2</sub> .
20	V <sub>CC2</sub>		Power-supply pin for outputs (Y0-Y7). $V_{CC2}$ can range from 3 V to 13.2 V.



#### data transmission protocol

- The serial data should be sent as 2START-3ADDRESS-4DATA-1STOP. Two consecutive serial-data frames transmit 8 bits of data. The first frame includes the lower four bits of data (D0-D3), and the second frame includes the upper four bits (D4-D7).
- The three address bits (in the consecutive frame) must be the same as those in the first frame; otherwise, the data will be dropped.
- The order of the two start bits must be 0, then 1 in any frame; otherwise, the data rate will not be detected correctly. The period between the falling edge of the first start bit (ST0) and the rising edge of the second start bit (ST1) is measured to generate an internal-clock synchronized data stream.




(1)Internal clock cannot be observed.

(2)D0 is LSB and D7 is MSB. The data stream should be LSB first.

SCLS555 - JUNE 2004

### logic diagram



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

Supply voltage range, $V_{CC1}$ Supply voltage range, $V_{CC2}$ Input voltage range, $V_{I}^{(2)}$ Voltage range applied to any output in the high or low state, $V_O$ (SOUT) <sup>(2)(3)</sup> 0.5 V to V Voltage range applied to any output in the high-impedance	5 V to 14.5 V -0.5 V to 7 V
or power-off state, V <sub>O</sub> (SOUT) <sup>(2)</sup>	–0.5 V to 7 V
Voltage range, applied to any output in the high or low state, $V_O (Y0-Y7)^{(2)(3)} \dots -0.5 V$ to V	/ <sub>CC2</sub> + 0.5 V
Voltage range applied to any output in the high-impedance	
or power-off state, V <sub>O</sub> (Y0-Y7) <sup>(2)</sup>	5 V to 14.5 V
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	–20 mA
Output clamp current, $I_{OK}$ (V <sub>O</sub> < 0)	
Continuous output current, $I_{O}$ (V <sub>O</sub> = 0 to V <sub>CC</sub> )	25 mA
Continuous current, I <sub>O</sub> (OUTSEL = L, Y0-Y7 = L)	
Package thermal impedance, $\theta_{JA}^{(4)}$ : N package	
PW package	
Storage temperature range, T <sub>stg</sub> 68	

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(1) The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

 $^{(2)}$ The value of V<sub>CC</sub> is provided in the recommended operating operating condition table.

(3) The package thermal impedance is calculated in accordance with JESD 51-7.





SCLS555 - JUNE 2004

# recommended operating $conditions^{(1)}$

				V <sub>CC1</sub>	V <sub>CC2</sub>	MIN	MAX	UNIT
VCC1	Supply voltage					3	5.5	V
V <sub>CC2</sub>	Supply voltage					3	13.2	V
				3 V	3 V	$V_{CC} \times 0.7$		V
VIH	High-level input voltage			4.5 V	4.5 V	$V_{CC} \times 0.7$		V
				3 V	3 V		$V_{CC} \times 0.3$	V
VIL	Low-level input voltage			4.5 V	4.5 V		$V_{CC} \times 0.3$	V
VI	Input voltage				0	5.5	V	
	VO Output voltage				4.5 V	0	5.5	V
VO	VO Ouipui voitage		<u> </u>		12 V	0	13.2	V
			3 V	3 V		-2		
		Yn	OUTSEL = H	4.5 V	4.5 V		-8	mA
lон	High-level output current			4.5 V	12 V		-24	
		SOUT		3 V	3 V		-4	
		5001		4.5 V	4.5 V		-8	mA
				3 V	3 V		2	
		Yn	OUTSEL = H	4.5 V	4.5 V		8	
	Law law lands of sums of	rn		3 V	3 V		20	
IOL	DL Low-level output current		OUTSEL = L	4.5 V	4.5 V		40	mA
		COLIT		3 V	3 V		4	
		SOUT		4.5 V	4.5 V		8	
TA	Operating free-air temperature					-40	85	°C

(1) All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



SCLS555 - JUNE 2004

electrical characteristics	over	recommended	operating	free-air	temperature	range	(unless
otherwise noted)					-	•	

PARAMETE	ER	TEST CONDITIO	NS	V <sub>CC1</sub>	V <sub>CC2</sub>	MIN	TYP	MAX	UNIT
V <sub>T+</sub>				3.3 V	3.3 V			2.31	
Positive-going input voltage	threshold	All inputs		5 V	5 V			3.5	V
V <sub>T</sub> - Negative-going input threshold voltage			3.3 V	3.3 V	0.99				
		All inputs		5 V	5 V	1.5			V
ΔVΤ			3.3 V	3.3 V	0.33		1.32		
Hysteresis (V <sub>T+</sub> – V <sub>T-</sub>		All inputs	5 V	5 V	0.5		2	V	
		I <sub>OH</sub> = -2 mA	3 V	3 V	2.38				
	Yn	I <sub>OH</sub> = -8 mA	4.5 V	4.5 V	3.8				
∨он		I <sub>OH</sub> = -24 mA	4.5 V	12 V	11			V	
•		$I_{OH} = -4 \text{ mA}$	3 V	3 V	2.38				
	SOUT	I <sub>OH</sub> = -8 mA	4.5 V	4.5 V	3.8				
		I <sub>OL</sub> = 2 mA (OUTSEL = H)	3 V	3 V			0.44		
	Yn	I <sub>OL</sub> = 8 mA (OUTSEL = H)		4.5 V	4.5 V			0.44	
VOL		I <sub>OL</sub> = 40 mA (OUTSEL = L)		4.5 V	4.5 V			0.5	V
		I <sub>OL</sub> = 4 mA		3 V	3 V			0.44	
	SOUT	IOL = 8 mA		4.5 V	4.5 V			0.44	
lj	•	VI = 5.5 V or GND		0 to 5.5 V				±1	μΑ
I <sub>OZ</sub>		$V_{O} = V_{CC}$ or GND (OUTSEL	. = H)	5.5 V	5.5 V			±5	μA
ЮН		$V_{O} = 12 V (OUTSEL = L)$						5	μΑ
ICC VI = VCC C		$V_{I} = V_{CC}$ or GND, $I_{O} = 0$	OUTSEL = H OUTSEL = L	5.5 V	5.5 V			5 20	mA
Ioff (except	SOUT)	$V_{I}$ or $V_{O}$ = 0 to 5.5 V, $V_{CC}$ =	0	0			±50	μA	
Ci		$V_{I} = V_{CC} \text{ or } GND$	5 V	5 V		5		pF	

switching characteristics over recommended operating free-air temperature range,  $V_{CC1} = V_{CC2} = 3.3 \text{ V} \pm 0.3 \text{ V}$  (unless otherwise noted) (see Figures 1 and 2)

	FROM TO		LOAD	T <sub>A</sub> = 25°C			RAINI		
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	UNIT
	D7	Y			Pw/2	(1)			
to at	D7	SOUT			Pw/2	(1)			~~
<sup>t</sup> pd	RESET	Y						200	ns
	<u>OE</u> (2)	Y	C <sub>L</sub> = 50 pF					200	
<sup>t</sup> en	OE(3)	Y						200	ns
<sup>t</sup> dis	<u>OE</u> (3)	Y	_					200	ns
t <sub>w</sub>		SOUT			Pw	(4)			ns
Data rate							2	24	Kbps

(1) The t<sub>pd</sub> is dependent on the data pulse width (Pw), and Y outputs are changed after one-half of Pw, because the internal clock is synchronized at the middle of the data pulse. Not tested, but specified by design.
 (2) When outputs are open collector (OUTSEL = L)

(3) When outputs are push-pull (OUTSEL = H)

(4) SOUT goes low when the data is received correctly and maintains a low level for one data-pulse period. Not tested, but specified by design.

SCLS555 - JUNE 2004

switching	characteristics	over	recommended	operating	free-air	temperature	range,
$V_{CC1} = V_{CC}$	$_{ m 2}$ = 5 V $\pm$ 0.5 V (u	nless o	otherwise noted)	(see Figures	and 2)	-	•

DADAMETED	FROM	то	LOAD	F	Γ <sub>A</sub> = 25°C	;			UNIT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	
	D7	Y			Pw/2	(1)			
÷ .	D7	SOUT	_		Pw/2	(1)			ns
<sup>t</sup> pd	RESET	Y						150	
	<u>OE</u> (2)	Y	C <sub>L</sub> = 50 pF					150	
t <sub>en</sub>	<u>OE</u> (3)	Y						150	ns
<sup>t</sup> dis	<u>OE</u> (3)	Y	]					150	ns
t <sub>W</sub>		SOUT	]		Pw	(4)			ns
Data rate							2	24	Kbps

(1) The t<sub>pd</sub> is dependent on the data pulse width (Pw), and Y outputs are changed after one-half of Pw, because the internal clock is synchronized at the middle of the data pulse. Not tested, but specified by design.
 (2) When outputs are open collector (OUTSEL = L)


(3) When outputs are push-pull (OUTSEL = H)

(4) SOUT goes low when the data is received correctly and maintains a low level for one data-pulse period. Not tested, but specified by design.



SCLS555 - JUNE 2004

### PARAMETER MEASUREMENT INFORMATION (PUSH-PULL OUTPUT)



- NOTES: A. CI includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics:  $Z_{O} = 50 \Omega$ ,  $t_{f} \le 3$  ns,  $t_{f} \le 3$  ns.
  - D. The outputs are measured one at a time, with one input transition per measurement.
  - E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
  - F. tp71 and tp7H are the same as  $t_{en}$ .
  - G. tpHL and tpLH are the same as  $t_{pd}$ .
  - H. All parameters and waveforms are not applicable to all devices.


#### Figure 1. Load Circuit and Voltage Waveforms





SCLS555 - JUNE 2004

### PARAMETER MEASUREMENT INFORMATION (OPEN-COLLECTOR OUTPUT)



- NOTES: A.  $C_{\mbox{L}}$  includes probe and jig capacitance.
  - B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>r</sub>  $\leq$  3 ns, t<sub>f</sub> :
  - C. The outputs are measured one at a time, with one input transition per measurement.
  - D.  $t_{PHL}$  and  $t_{PLH}$  are the same as  $t_{pd}$ .

Figure 2. Load Circuit and Voltage Waveforms

#### PACKAGING INFORMATION

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
SN74LV8153N	ACTIVE	PDIP	Ν	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74LV8153NE4	ACTIVE	PDIP	Ν	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74LV8153PW	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV8153PWE4	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV8153PWG4	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV8153PWR	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV8153PWRE4	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LV8153PWRG4	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74LV8153 :

Automotive: SN74LV8153-Q1

NOTE: Qualified Version Definitions:



# PACKAGE OPTION ADDENDUM

18-Sep-2008

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

# PACKAGE MATERIALS INFORMATION

www.ti.com

### TAPE AND REEL INFORMATION

#### REEL DIMENSIONS

Texas Instruments





#### TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## TAPE AND REEL INFORMATION

\*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LV8153PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

14-Jul-2012



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LV8153PWR	TSSOP	PW	20	2000	367.0	367.0	38.0

# N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- $\triangle$  The 20 pin end lead shoulder width is a vendor option, either half or full width.



PW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



NOTES:

A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.  $\beta$ . This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153



## LAND PATTERN DATA



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46C and to discontinue any product or service per JESD48B. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components which meet ISO/TS16949 requirements, mainly for automotive use. Components which have not been so designated are neither designed nor intended for automotive use; and TI will not be responsible for any failure of such components to meet such requirements.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Mobile Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconnectivity		

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2012, Texas Instruments Incorporated