

www.ti.com

SLLS159F-MARCH 1993-REVISED NOVEMBER 2009

# DUAL DIFFERENTIAL DRIVERS AND RECEIVERS

Check for Samples: SN65C1167 SN75C1167 SN65C1168 SN75C1168

#### FEATURES

- Meet or Exceed Standards TIA/EIA-422-B and ITU Recommendation V.11
- BiCMOS Process Technology
- Low Supply-Current Requirements: 9 mA Max
- Low Pulse Skew
- Receiver Input Impedance . . . 17 kΩ Typ
- Receiver Input Sensitivity . . . ±200 mV
- Receiver Common-Mode Input Voltage Range of -7 V to 7 V
- Operate From Single 5-V Power Supply
- Glitch-Free Power-Up/Power-Down Protection
- Receiver 3-State Outputs Active-Low Enable for SN65C1167 and SN75C1167 Only
- Improved Replacements for the MC34050 and MC34051

#### SN65C1167...DB OR NS PACKAGE SN75C1167...DB, N, OR NS PACKAGE (TOP VIEW)

1B [ 1A [ 1R [ 2R [ 2A [ 2B [ GND ]	1 2 3 4 5 6 7 8	σ	16 15 14 13 12 11 10 9	V <sub>CC</sub> 1D 1Y 1Z 2Z 2Y 2D
				l

#### SN65C1168 . . . N, NS, OR PW PACKAGE SN75C1168 . . . DB, N, NS, OR PW PACKAGE (TOP VIEW)

1B [	1	υ	16	]v <sub>cc</sub>
1A [	2		15	] 1D
1R [	3		14	] 1Y
1DE	4		13	] 1Z
2R [	5		12	] 2DE
2A [	6		11	] 2Z
2B [	7		10	] 2Y
GND [	8		9	] 2D

## DESCRIPTION

The SN65C1167, SN75C1167, SN65C1168, and SN75C1168 dual drivers and receivers are integrated circuits designed for balanced transmission lines. The devices meet TIA/EIA-422-B and ITU recommendation V.11.

The SN65C1167 and SN75C1167 combine dual 3-state differential line drivers and 3-state differential line receivers, both of which operate from a single 5-V power supply. The driver and receiver have active-high and active-low enables, respectively, which can be connected together externally to function as direction control. The SN65C1168 and SN75C1168 drivers have individual active-high enables.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



www.ti.com

#### SLLS159F-MARCH 1993-REVISED NOVEMBER 2009

2

		ORDERING IN	<b>IFORMATION</b>		
T <sub>A</sub>	PACK	AGE <sup>(1)</sup> (2)	ORDERABLE PART NUMBER	TOP-SIDE MARKING	
	PDIP – N	Tube	SN75C1167N	SN75C1167N	
	PDIP – N	Tube	SN75C1168N	SN75C1168N	
		Tone and real	SN75C1167NSR	75C1167	
0°C to 70°C	SOP – NS	Tape and reel	SN75C1168NSR	75C1168	
0.0 10 10.0	SSOP – DB	Tone and real	SN75C1167DBR	CA1167	
	550P - DB	Tape and reel	SN75C1168DBR	CA1168	
	TSSOP – PW	Tube	SN75C1168PW	- CA1168	
	1330F - FW	Tape and reel	SN75C1168PWR	CATIO	
	PDIP – N	Tube	SN65C1168N	SN65C1168N	
		Tone and real	SN65C1167NSR	65C1167	
–40°C to 85°C	SOP – NS	Tape and reel	SN65C1168NSR	65C1168	
-40°C 10 85°C	SSOP – DB	Tape and reel	SN65C1167DBR	CB1167	
		Tube	SN65C1168PW	CD1169	
	TSSOP – PW	Tape and reel	SN65C1168PWR	- CB1168	

(1) Package drawings, thermal data, and symbolization are available at www.ti.com/sc/packaging.

(2) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

SLLS159F-MARCH 1993-REVISED NOVEMBER 2009

#### www.ti.com

#### **FUNCTION TABLES**

#### Each Driver<sup>(1)</sup>

	ENABLE	OUTI	PUTS
D	DE	Y	Z
Н	Н	Н	L
L	Н	L	н
Х	L	Z	Z

H = high level, L = low level, X = (1) irrelevant, Z = high impedance

#### Each Receiver<sup>(1)</sup>

DIFFERENTIAL INPUTS A – B	EN <u>AB</u> LE RE	OUTPUT R
V <sub>ID</sub> ≥ 0.2 V	L	Н
$-0.2 \text{ V} < \text{V}_{\text{ID}} < 0.2 \text{ V}$	L	?
$V_{ID} \le -0.2 V$	L	L
Х	Н	Z
Open	L	Н

(1) H = high level, L = low level, ? = indeterminate, X = irrelevant, Z = high impedance (off), Open = input disconnected or connected driver off

#### LOGIC DIAGRAM (POSITIVE LOGIC)

SN65C1167/SN75C1167

14

13

2

1

10

11

6 2A

7

1Y

1Z


1A

1B

2Y

2Z

2B



SN65C1168, SN75C1168

12

4

15

3

9

5

DE

RE

1D

1R


2D

2R




www.ti.com

SLLS159F-MARCH 1993-REVISED NOVEMBER 2009



#### SCHEMATIC OF OUTPUTS



4

Product Folder Link(s): SN65C1167 SN75C1167 SN65C1168 SN75C1168



SLLS159F-MARCH 1993-REVISED NOVEMBER 2009

www.ti.com

#### **ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>**

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT	
V <sub>CC</sub>	Supply voltage range <sup>(2)</sup>		-0.5	7	V	
N/		Driver	-0.5	V <sub>CC</sub> + 0.5	V	
VI	Input voltage range	A or B, Receiver	-11	14	v	
V <sub>ID</sub>	Differential input voltage range <sup>(3)</sup>	Receiver	-14	14	V	
Vo	Output voltage range	Driver	-0.5	7	V	
$I_{\rm IK}$ or $I_{\rm OK}$	Clamp current range	Driver		±20	mA	
I <sub>O</sub>	Output ourroat range	Driver		±150	mA	
	Output current range	Receiver		±25		
I <sub>CC</sub>	Supply current			200	mA	
	GND current			-200	mA	
TJ	Operating virtual junction temperature			150	°C	
		DB package		82		
0	Package thermal impedance $^{(4)}$ $^{(5)}$	N package		67	°C 1.1/	
$\theta_{JA}$	Package thermal impedance (*) (*)	NS package		64	°C/W	
		PW package		108		
T <sub>stg</sub>	Storage temperature range		-65	150	°C	

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltages values except differential input voltage are with respect to the network GND.

(3) Differential input voltage is measured at the noninverting terminal with respect to the inverting terminal.

(4) Maximum power dissipation is a function of  $T_J(max)$ ,  $\theta_{JA}$ , and  $T_A$ . The maximum allowable power dissipation at any allowable ambient temperature is  $P_D = (T_J(max) - T_A)/\theta_{JA}$ . Operating at the absolute maximum  $T_J$  of 150°C can affect reliability.

(5) The package thermal impedance is calculated in accordance with JESD 51-7.

#### **RECOMMENDED OPERATING CONDITIONS**

				MIN	NOM	MAX	UNIT	
V <sub>CC</sub>	V <sub>CC</sub> Supply voltage			4.5	5	5.5	V	
VIC	Common-mode input voltage <sup>(1)</sup>	Receiver				±7	V	
VID	Differential input voltage	Receiver				±7	V	
VIH	High-level input voltage	Except A, B	Except A, B				V	
VIL	Low-level input voltage	Except A, B	Except A, B			0.8	V	
	Lligh lovel output ourrest	Receiver				-6	~ ^	
IOH	High-level output current	Driver				-20	mA	
		Receiver				6	~ ^	
I <sub>OL</sub>	Low-level output current	Driver				20	mA	
T Or and the face sin terms and the			SN75C1167, SN75C1168	0		70	•0	
T <sub>A</sub>	Operating free-air temperature		SN65C1167, SN65C1168			85	°C	

(1) Refer to TIA/EIA-422-B for exact conditions.

SLLS159F-MARCH 1993-REVISED NOVEMBER 2009

## EXAS **NSTRUMENTS**

www.ti.com

### **DRIVER SECTION**

### Electrical Characteristics<sup>(1)</sup>

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER		TEST CONDITIONS			TYP <sup>(2)</sup>	MAX	UNIT
V <sub>IK</sub>	Input clamp voltage	I <sub>I</sub> = −18 mA					-1.5	V
V <sub>OH</sub>	High-level output voltage	V <sub>IH</sub> = 2 V,	V <sub>IL</sub> = 0.8 V,	I <sub>OH</sub> = −20 mA	2.4	3.4		V
V <sub>OL</sub>	Low-level output voltage	V <sub>IH</sub> = 2 V,	V <sub>IL</sub> = 0.8 V,	I <sub>OL</sub> = 20 mA		0.2	0.4	V
V <sub>OD1</sub>	Differential output voltage	I <sub>O</sub> = 0 mA			2		6	V
V <sub>OD2</sub>	Differential output voltage <sup>(1)</sup>				2	3.1		V
$\Delta  V_{OD} $	Change in magnitude of differential output voltage	B 100 O					±0.4	V
V <sub>OC</sub>	Common-mode output voltage	$R_L = 100 \Omega$ , See Figure 1				±3	V	
$\Delta  V_{OC} $	Change in magnitude of common-mode output voltage						±0.4	V
	O de la companya de la compa		$V_0 = 6 V$				100	
I <sub>O(OFF)</sub>	Output current with power off	$V_{CC} = 0 V$	$V_0 = -0.25$	5 V			-100	μA
	Lligh impedance state sutput surrent	V <sub>O</sub> = 2.5 V					20	
I <sub>OZ</sub>	High-impedance-state output current	$V_0 = 5 V$					-20	μA
IIH	High-level input current	$V_I = V_{CC} \text{ or } V_{CC}$	/ <sub>ІН</sub>				1	μA
IIL	Low-level input current	$V_I = GND \text{ or}$	$V_{I} = GND \text{ or } V_{IL}$				-1	μA
I <sub>OS</sub>	Short-circuit output current <sup>(3)</sup>	$V_{O} = V_{CC}$ or GND,		-30		-150	mA	
	Supply current (total package) <sup>(4)</sup>	No load,	$V_I = V_{CC} o$	r GND		4	6	<b>m</b> 1
I <sub>CC</sub>		Enabled	$V_{I} = 2.4 \text{ or}$	0.5 V		5	3	mA
Ci	Input capacitance					6		pF

(1)

(2)

Refer to TIA/EIA-422-B for exact conditions. All typical values are at  $V_{CC} = 5 V$ , and  $T_A = 25^{\circ}C$ . Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second. (3)

(4) This parameter is measured per input, while the other inputs are at V<sub>CC</sub> or GND.

## **Switching Characteristics**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONE	DITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
t <sub>PHL</sub>	Propagation delay time, high- to low-level output	$ \begin{array}{l} {\sf R1} = {\sf R2} = 50 \; \Omega, \\ {\sf C1} = {\sf C2} = {\sf C3} = 40 \; {\sf pF}, \end{array} $	R3 = 500 Ω, S1 is open,		7	12	ns
t <sub>PLH</sub>	Propagation delay time, low- to high-level output	See Figure 2			7	12	ns
t <sub>sk(p)</sub>	Pulse skew				0.5	4	ns
t <sub>r</sub>	Rise time	$R1 = R2 = 50 \Omega$ ,	R3 = 500 Ω,		5	10	ns
t <sub>f</sub>	Fall time	C1 = C2 = C3 = 40  pF, SeeFigure 3	S1 is open,		5	10	ns
t <sub>PZH</sub>	Output enable time to high level	R1 = R2 = 50 Ω,	R3 = 500 Ω,		10	19	ns
t <sub>PZL</sub>	Output enable time to low level	C1 = C2 = C3 = 40  pF, See Figure 4	S1 is closed,		10	19	ns
t <sub>PHZ</sub>	Output disable time from low level	R1 = R2 = 50 Ω,	R3 = 500 Ω,		7	16	ns
t <sub>PLZ</sub>	Output disable time from high level	C1 = C2 = C3 = 40 pF, S1 is closed, See Figure 4			7	16	ns

(1) All typical values are at  $V_{CC} = 5$  V, and  $T_A = 25^{\circ}C$ .

6

Copyright © 1993–2009, Texas Instruments Incorporated



SLLS159F-MARCH 1993-REVISED NOVEMBER 2009

www.ti.com

#### **RECEIVER SECTION**

#### **Electrical Characteristics**

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER		TEST (	CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
V <sub>IT+</sub>	Positive-going input threshold vol					0.2	V	
V <sub>IT-</sub>	Negative-going input threshold vo	oltage, differential			-0.2 <sup>(2)</sup>			V
V <sub>hys</sub>	Input hysteresis (V <sub>IT+</sub> - V <sub>IT-</sub> )					60		mV
V <sub>IK</sub>	Input clamp voltage, RE	SN75C1167	I <sub>I</sub> = −18 mA				-1.5	V
V <sub>OH</sub>	High-level output voltage		V <sub>ID</sub> = 200 mV,	$V_{ID} = 200 \text{ mV}, \qquad I_{OH} = -6 \text{ mA}$		4.2		V
V <sub>OL</sub>	Low-level output voltage		V <sub>ID</sub> = −200 mV,	I <sub>OL</sub> = 6 mA		0.1	0.3	V
I <sub>OZ</sub>	High-impedance-state output current	SN75C1167	VO = VCC or GND			±0.5	±5	μA
				V <sub>I</sub> = 10 V			1.5	
lj –	Line input current		Other input at 0 V	V <sub>I</sub> = -10 V			-2.5	mA
l <sub>l</sub>	Enable input current, RE	SN75C1167	$V_I = V_{CC}$ or GND				±1	μA
r <sub>i</sub>	Input resistance		$V_{IC} = -7 V \text{ to } 7 V$ ,	Other input at 0 V	4	17		kΩ
				$V_I = V_{CC}$ or GND		4	6	
I <sub>CC</sub>	C Supply current (total package)		No load, Enabled	$V_{IH} = 2.4 \text{ V or } 0.5 \text{ V}^{(3)}$		5	9	mA

(1)

All typical values are at  $V_{CC} = 5 V$  and  $T_A = 25^{\circ}$ C. The algebraic convention, where the less positive (more negative) limit is designated as minimum, is used in this data sheet for common-mode input voltage and threshold voltage levels only. (2)

(3) Refer to TIA/EIA-422-B for exact conditions.

#### Switching Characteristics

over operating free-air temperature range (unless otherwise noted) <sup>(1)</sup>

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>(2)</sup>	MAX	UNIT
t <sub>PLH</sub> Propagation delay time, low- to high-level output		Soo Eiguro E	9	17	27	ns
t <sub>PHL</sub>	Propagation delay time, high- to low-level output	See Figure 5	9	17	27	ns
t <sub>TLH</sub>	Transition time, low- to high-level output			4	9	ns
t <sub>THL</sub>	Transition time, high- to low-level output	V <sub>IC</sub> = 0 V, See Figure 5		4	9	ns
t <sub>PZH</sub>	Output enable time to high level			13	22	ns
t <sub>PZL</sub>	Output enable time to low level			13	22	ns
t <sub>PHZ</sub>	Output disable time from high level	$R_L = 1 \text{ kW}$ , See Figure 6		13	22	ns
t <sub>PLZ</sub>	Output disable time from low level			13	22	ns


(1) Measured per input while the other inputs are at V<sub>CC</sub> or GND (2) All typical values are at V<sub>CC</sub> = 5 V and T<sub>A</sub> = 25°C.



www.ti.com


SLLS159F-MARCH 1993-REVISED NOVEMBER 2009

## PARAMETER MEASUREMENT INFORMATION




#### Figure 1. Driver Test Circuit, $V_{\text{OD}}$ and $V_{\text{OC}}$


- A. C1, C2, and C3 include probe and jig capacitance.
- B. The input pulse is supplied by a generator having the following characteristics: PRR = 1 MHz, 50% duty cycle,  $t_r = t_f \le 6$  ns.



#### Figure 2. Driver Test Circuit and Voltage Waveforms

- C. C1, C2, and C3 include probe and jig capacitance.
- D. The input pulse is supplied by a generator having the following characteristics: PRR = 1 MHz, 50% duty cycle,  $t_r = t_f \le 6$  ns.





- E. C1, C2, and C3 include probe and jig capacitance.
- F. The input pulse is supplied by a generator having the following characteristics: PRR = 1 MHz, 50% duty cycle,  $t_r = t_f \le 6$  ns.

8

SLLS159F-MARCH 1993-REVISED NOVEMBER 2009





Figure 4. Driver Test Circuit and Voltage Waveforms

- G. C<sub>L</sub> includes probe and jig capacitance.
- H. The input pulse is supplied by a generator having the following characteristics: PRR = 1 MHz, 50% duty cycle,  $t_r = t_f \le 6$  ns.




TEST CIRCUIT

VOLTAGE WAVEFORMS



- I. C<sub>L</sub> includes probe and jig capacitance.
- J. The input pulse is supplied by a generator having the following characteristics: PRR = 1 MHz, 50% duty cycle,  $t_r = t_f \le 6$  ns.





www.ti.com

www.ti.com

TEXAS INSTRUMENTS

### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finisł	n MSL Peak Temp <sup>(3)</sup>
SN65C1167NSLE	OBSOLETE	SO	NS	16		TBD	Call TI	Call TI
SN65C1167NSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65C1167NSRE4	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65C1167NSRG4	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65C1168N	ACTIVE	PDIP	Ν	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN65C1168NE4	ACTIVE	PDIP	Ν	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN65C1168NSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65C1168NSRG4	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65C1168PW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65C1168PWE4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65C1168PWG4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65C1168PWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65C1168PWRE4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65C1168PWRG4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75C1167DBR	ACTIVE	SSOP	DB	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75C1167DBRE4	ACTIVE	SSOP	DB	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75C1167DBRG4	ACTIVE	SSOP	DB	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75C1167N	ACTIVE	PDIP	Ν	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN75C1167NE4	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN75C1167NSLE	OBSOLETE	SO	NS	16		TBD	Call TI	Call TI
SN75C1167NSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75C1167NSRG4	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75C1168DBR	ACTIVE	SSOP	DB	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75C1168DBRE4	ACTIVE	SSOP	DB	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75C1168DBRG4	ACTIVE	SSOP	DB	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75C1168N	ACTIVE	PDIP	N	16	25	Pb-Free	CU NIPDAU	N / A for Pkg Type

www.ti.com

RUMENTS

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
						(RoHS)		
SN75C1168NE4	ACTIVE	PDIP	Ν	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN75C1168NSLE	OBSOLETE	SO	NS	16		TBD	Call TI	Call TI
SN75C1168NSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75C1168NSRE4	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75C1168NSRG4	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75C1168PW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75C1168PWE4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75C1168PWG4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75C1168PWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75C1168PWRE4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75C1168PWRG4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIN

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

# PACKAGE OPTION ADDENDUM

10-Nov-2009

# PACKAGE MATERIALS INFORMATION

www.ti.com

## TAPE AND REEL INFORMATION


#### REEL DIMENSIONS

TEXAS INSTRUMENTS





# TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### TAPE AND REEL INFORMATION

\*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65C1167NSR	SO	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
SN65C1168NSR	SO	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
SN65C1168PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN75C1167DBR	SSOP	DB	16	2000	330.0	16.4	8.2	6.6	2.5	12.0	16.0	Q1
SN75C1167NSR	SO	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
SN75C1168DBR	SSOP	DB	16	2000	330.0	16.4	8.2	6.6	2.5	12.0	16.0	Q1
SN75C1168NSR	SO	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
SN75C1168PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

Texas Instruments

www.ti.com

# PACKAGE MATERIALS INFORMATION

14-Jul-2012



*All dimensions are nominal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN65C1167NSR	SO	NS	16	2000	367.0	367.0	38.0
SN65C1168NSR	SO	NS	16	2000	367.0	367.0	38.0
SN65C1168PWR	TSSOP	PW	16	2000	367.0	367.0	35.0
SN75C1167DBR	SSOP	DB	16	2000	367.0	367.0	38.0
SN75C1167NSR	SO	NS	16	2000	367.0	367.0	38.0
SN75C1168DBR	SSOP	DB	16	2000	367.0	367.0	38.0
SN75C1168NSR	SO	NS	16	2000	367.0	367.0	38.0
SN75C1168PWR	TSSOP	PW	16	2000	367.0	367.0	35.0

# N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- $\triangle$  The 20 pin end lead shoulder width is a vendor option, either half or full width.



PW (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES:

A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.  $\beta$ . This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



## MECHANICAL DATA

### PLASTIC SMALL-OUTLINE PACKAGE

#### 0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 $\bigcirc$ Gage Plane ₽ 0,25 7 1 1,05 0,55 0-10 Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS \*\* 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G\*\*)

**14-PINS SHOWN** 

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



# **MECHANICAL DATA**

MSSO002E - JANUARY 1995 - REVISED DECEMBER 2001

## DB (R-PDSO-G\*\*)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-150



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46C and to discontinue any product or service per JESD48B. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components which meet ISO/TS16949 requirements, mainly for automotive use. Components which have not been so designated are neither designed nor intended for automotive use; and TI will not be responsible for any failure of such components to meet such requirements.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Mobile Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconnectivity		

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2012, Texas Instruments Incorporated