

SP1666B (HIGH Z)

SP1667B (LOW Z)

DUAL CLOCKED R-S FLIP-FLOP

Two Set-Reset flip-flops in a single package which require a clock input to enable the set-reset inputs. Internal input pull-down resistors eliminate the need to return unused inputs to a negative voltage.

The device is useful as a high-speed dual storage element.

TRUTH TABLE

S	R	C	Q _{n+1}
∅	∅	0	Q _n
0	0	1	Q _n
1	0	1	0
0	1	1	0
1	1	1	N.D.

∅ = Don't care
N.D. = Not Defined




Fig. 1 Logic diagram of SP1666/1667




Fig. 2 Circuit diagram

ELECTRICAL CHARACTERISTICS

This PECL III circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The package should be housed in a suitable heat sink (IERC-14A2CB or

equivalent) or a transverse air flow greater than 500 linear fpm should be maintained while the circuit is in either a test socket or is mounted on a printed circuit board.

Characteristic	Symbol	Pin Under Test	SP1666/SP1667 Test Limits						TEST VOLTAGE APPLIED TO PINS LISTED BELOW							
			0°C		+25°C		+75°C		V _{IH} max		V _{IH} min		V _{IHL} max		V _{IHL} min	
			Min	Max	Min	Max	Min	Max	V _{IH} max	V _{IH} min	V _{IHL} max	V _{IHL} min	V _{IHL} max	V _{IHL} min		
Power Supply Drain Current	I _{EH(Z)} I _{ELo(Z)}	8	-	-	-	55	-	-	mAdc	-	-	-	-	8	1.16	
Input Current (I _{IH} Z)	I _{in H}	8	-	-	0.370	-	-	-	mAdc	9.12	-	-	-	8	1.16	
		13	-	-	0.370	-	-	-	mAdc	9.13	-	-	-	8	1.16	
Input Current (I _o Z)	I _{in L}	9	-	-	0.225	-	-	-	mAdc	9	-	-	-	8	1.16	
		12	-	-	0.500	-	-	-	μAdc	12	-	-	-	8	1.16	
Input Current (Lo-Z)	I _{in H}	9,13	-	-	0.500	-	-	-	μAdc	9,13	-	-	-	8	1.16	
		12	-	-	3.1	-	-	-	mAdc	9,12	-	-	-	8	1.16	
"0" Logic "1" Output Voltage	V _{OH}	12	-	-	3.1	-	-	-	mAdc	9,13	-	-	-	8	1.16	
		9,13	-	-	1.300	-	-	-	mAdc	12	-	-	-	8	1.16	
"0" Logic "1" Output Voltage	V _{OL}	12	-	-	1.300	-	-	-	mAdc	9,13	-	-	-	8	1.16	
		9,13	-	-	0.840	-	-	-	Vdc	13	-	-	-	8	1.16	
"0" Logic "0" Output Voltage	V _{OH}	15	-1.000	-0.840	-0.960	-0.810	-0.900	-0.720	Vdc	9	-	-	-	8	1.16	
		15	-1.000	-0.840	-0.960	-0.810	-0.900	-0.720	Vdc	9	-	-	-	8	1.16	
"0" Logic "1" Output Voltage	V _{OL}	15	-1.870	-1.635	-1.850	-1.620	-1.830	-1.595	Vdc	9	-	-	-	8	1.16	
		15	-1.870	-1.635	-1.850	-1.620	-1.830	-1.595	Vdc	9	-	-	-	8	1.16	
"0" Logic "0" Output Voltage	V _{OL}	14	-1.000	-0.840	-0.960	-0.810	-0.900	-0.720	Vdc	9	-	-	-	8	1.16	
		14	-1.000	-0.840	-0.960	-0.810	-0.900	-0.720	Vdc	9	-	-	-	8	1.16	
"0" Logic "1" Output Threshold Voltage	V _{OH} A	14	-1.870	-1.635	-1.850	-1.620	-1.830	-1.595	Vdc	9	-	-	-	8	1.16	
		14	-1.870	-1.635	-1.850	-1.620	-1.830	-1.595	Vdc	9	-	-	-	8	1.16	
"0" Logic "0" Output Threshold Voltage	V _{OL} A	15	-1.020	-	-0.980	-	-0.920	-	Vdc	13	-	-	-	8	1.16	
		15	-1.020	-	-0.980	-	-0.920	-	Vdc	13	-	-	-	8	1.16	
"0" Logic "0" Output Threshold Voltage	V _{OH} A	15	-1.615	-	-1.600	-	-1.575	-	Vdc	13	-	-	-	8	1.16	
		15	-1.615	-	-1.600	-	-1.575	-	Vdc	13	-	-	-	8	1.16	
"0" Logic "0" Output Threshold Voltage	V _{OL} A	14	-1.615	-	-1.600	-	-1.575	-	Vdc	13	-	-	-	8	1.16	
		14	-1.615	-	-1.600	-	-1.575	-	Vdc	13	-	-	-	8	1.16	
Switching Times (50Ω Load) Clock Input	19+15+ 19-15- 19+14- 19-14-	15	1.0	2.5	1.0	2.5	1.1	2.7	ns	9	-	-	-	8	1.16	
		14	1.0	2.5	1.0	2.5	1.1	2.7	ns	12	-	-	-	8	1.16	
Set Input	11Z+15+ 11Z+14-	14	1.0	2.3	1.0	2.3	1.1	2.6	ns	12	-	-	-	8	1.16	
		14	1.0	2.3	1.0	2.3	1.1	2.6	ns	12	-	-	-	8	1.16	
Reset Input	11Z+15- 11Z+14+	14	1.0	2.3	1.0	2.3	1.1	2.6	ns	13	-	-	-	8	1.16	
		15	1.0	2.3	1.0	2.3	1.1	2.6	ns	13	-	-	-	8	1.16	
Rise Time	14,15	0.8	2.5	0.8	2.5	0.9	2.8	ns	9	-	-	-	8	1.16		
Fall Time	14,15	0.5	2.2	0.5	2.2	0.6	2.6	ns	9	-	-	-	8	1.16		

Temperature
0°C
+25°C
+75°C

TEST VOLTAGE VALUES

V_{IH} max -0.840
V_{IH} min -1.870
V_{IHL} max -0.810
V_{IHL} min -1.830
V_{IHL} max -1.500
V_{IHL} min -1.485
V_{IHL} max -1.460
V_{IHL} min -

Unit
mAdc
μAdc
Vdc

Pulse In
Pulse Out

ns

ns

ns

ns

ns

ns

ns

ns

ns

ns

ns

ns

① I_E is measured with no output pull-down resistors.

② Apply Sequentially: V_{in1} to C (V_{IH} to V_{IL})
 V_{in2} to S (V_{IH} to V_{IL})

③ Apply Sequentially: V_{in1} to R (V_{IH} to V_{IL})
 V_{in2} to S (V_{IL} to V_{IH})

④ Apply Sequentially: V_{in1} to C (V_{IH} to V_{IL})
 V_{in2} to R (V_{IH} to V_{IL})

⑤ Apply Sequentially: V_{in1} to S (V_{IH} to V_{IL})
 V_{in2} to R (V_{IH} to V_{IL})

⑥ Apply V_{in3} to C (V_{IH} to V_{IL})

⑦ Apply V_{in3} to S (V_{IH} to V_{IL})




Fig. 3 Notes referred to in electrical characteristics




Fig. 4 Switching time test circuit




Fig. 5 Switching time waveforms (set/reset to $\overline{Q}/\overline{Q}$, switch S1 in position shown in Fig. 4)




Fig. 6 Switching time waveforms (clock to $\overline{Q}/\overline{Q}$, switch S1 in opposite position to that shown in Fig. 4)