

SP1672B (HIGH Z)

SP1673B (LOW Z)

TRIPLE 2-INPUT EXCLUSIVE-OR GATE

This three gate array is designed to provide the positive logic Exclusive-OR function in high speed applications. These devices contain a temperature compensated internal bias which insures that the threshold point remains in the centre of the transition region over the temperature range (0° to +75°C). Input pulldown resistors eliminate the need to tie unused inputs to V_{EE}.




Fig. 1 Logic diagram of SP1672/1673




Fig. 2 Switching time test circuit and waveforms at +25°C


ELECTRICAL CHARACTERISTICS

This PECL III circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The package should be housed in a suitable heat sink (HERC-14AZCB or equivalent) or a transverse air flow greater than 500 linear fpm circuit is in either a test socket or is mounted on a printed circuit board. Outputs are tested with a 50-ohm resistor to $-2.0V$.

Characteristic	Pin Under Test	Symbol	SP1672 / SP1673 Test Limits						TEST VOLTAGE VALUES (Volts)						
			0°C		+25°C		+75°C		V _{IH} max		V _{IH} min		V _{IHL} max		
			Min	Max	Min	Max	Min	Max	All Inputs	All Inputs	V _{IHL} min	V _{IHL} min	V _{IHL} max	V _{IHL} max	
Power Supply Drain Current	8	I _E (Hi-Z)	-	-	-	-	55	-	mA	-	-	-	-	8	1.16
	8	I _E (Lo-Z)	-	-	-	-	70	-	mA	-	-	-	-	8	1.16
Input Current	3,11,13	I _{in} H	-	-	-	-	350	-	µA	-	-	-	-	8	1.16
	5,6,7	I _{in} H	-	-	-	-	270	-	µA	-	-	-	-	8	1.16
	*	I _{in} L	-	-	0.5	-	-	-	µA	-	-	-	-	0	1.16
	*	I _{in} H	-	-	-	-	3.1	-	mA	-	-	-	-	8	1.16
	*	I _{in} L	-	-	1.3	-	-	-	mA	-	-	-	-	8	1.16
Logic "1" Output Voltage	2	V _{OH}	-1.000	-0.840	-0.960	-0.810	-0.900	-0.770	Vdc	3	5	-	-	8	1.16
	2	V _{OL}	-1.000	-0.840	-0.960	-0.810	-0.900	-0.770	Vdc	5	3	-	-	8	1.16
Logic "0" Output Voltage	2	V _{OL}	-1.870	-1.635	-1.850	-1.620	-1.830	-1.595	Vdc	3.5	-	-	-	8	1.16
	2	V _{OH}	-1.870	-1.635	-1.850	-1.620	-1.830	-1.595	Vdc	-	3.5	-	-	8	1.16
Logic "1" Threshold Voltage	2	V _{TH}	-1.020	-	-0.980	-	-0.970	-	Vdc	-	3	5	3	8	1.16
	2	V _{TL}	-1.020	-	-0.980	-	-0.920	-	Vdc	-	-	5	3	8	1.16
	2	V _{TL}	-1.615	-	-1.600	-	-1.575	-	Vdc	-	3.5	-	3.5	8	1.16
	2	V _{TH}	-1.615	-	-1.600	-	-1.575	-	Vdc	-	-	3.5	-	8	1.16
Switching Time (50Ω Load)	2	T _{prop}	1.3	1.8	1.3	1.8	1.5	2.2	ns	-	-	-	-	8	1.16
Propagation Delay	2	t _{PLH}	1.4	1.9	1.4	1.9	1.6	2.3	-	-	-	-	-	8	1.16
	2	t _{PLZ}	1.4	1.9	1.4	1.9	1.6	2.3	-	-	-	-	-	8	1.16
	2	t _{PHL}	1.4	1.9	1.4	1.9	1.6	2.3	-	-	-	-	-	8	1.16
	2	t _{PHZ}	1.7	2.3	1.7	2.3	1.9	2.7	-	-	-	-	-	8	1.16
	2	t _{PLZ}	1.7	2.3	1.7	2.3	1.9	2.7	-	-	-	-	-	8	1.16
	2	t _{PHL}	1.7	2.3	1.7	2.3	1.9	2.7	-	-	-	-	-	8	1.16
	2	t _{PHZ}	1.7	2.3	1.7	2.3	1.9	2.7	-	-	-	-	-	8	1.16
Rise Time	2	t _r	1.9	2.5	1.9	2.5	2.1	2.8	ns	-	-	-	-	8	1.16
Fall Time	2	t _f	1.6	2.2	1.6	2.2	1.8	2.5	ns	-	-	-	-	8	1.16

@ Test Temperature

TEST VOLTAGE APPLIED TO PINS LISTED BELOW:



* Individually test each input applying V_{IH} or V_{IL} to input under test.