

SP1690B

UHF PRESCALER TYPE D FLIP-FLOP

The SP1690 is a high speed D master-slave flip-flop capable of toggle rates over 500 MHz. Designed primarily for high speed prescaling applications in communications and instrumentation, this device employs two data inputs, two clock inputs and complementary \bar{Q} and Q outputs. It is a higher frequency replacement for the SP1670 (350 MHz) D flip-flop. No set or reset inputs are provided and an extra data input is provided on pin 11.

FEATURES

- $P_D = 200$ mW typ/ ρ kg (No Load)
- $f_{\text{tog}} = 500$ MHz min




Fig. 1 Logic diagram of SP1690





Fig. 2 Timing diagram

ELECTRICAL CHARACTERISTICS

Each PECL III series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts.

Characteristic	Symbol	Pin Under Test	SP1690 Test Limits						TEST VOLTAGE APPLIED TO PINS LISTED BELOW:							
			0°C		+25°C		+75°C		V _{IH} max	V _{IH} min	V _{IHA} min	V _{IHA} max	V _{I/L} min	V _{I/L} max	V _{EE}	
			Min	Max	Min	Max	Min	Max								•Unit
Power Supply Drain Current	I _E	8	-	-	-	-	59	-	-	-	-	-	-	8	-	1,16
Input Current	I _{in} H	7	-	-	-	250	-	-	-	-	-	-	-	8	-	1,16
	I _{in} L	7	-	-	0.5	0.5	270	-	-	-	-	-	-	8	-	1,16
Logic "1" Output Voltage	V _{OH}	2	-1,000	-0,840	-0,960	-0,810	-0,900	-0,720	Vdc	11	-	-	-	8	7	1,16
Logic "0" Output Voltage	V _{OL}	2	-1,870	-1,635	-1,850	-1,620	-1,830	-1,595	Vdc	-	11	-	-	8	7	1,16
Logic "1" Threshold Voltage	V _{OH} A	2	-1,020	-	-0,980	-	-0,920	-	Vdc	11	-	-	-	8	-	1,16
Logic "0" Threshold Voltage	V _{OL} A	2	-	-1,615	-	-1,600	-	-1,575	Vdc	-	11	-	-	8	-	1,16
Switching Parameters					Min	Typ	Max							-3.2 Vdc	7	+2.0 Vdc
Clock to Output Delay																
Output Rise Time	t _r +	2	-	-	1.5	-	-	-	ns	-	-	-	-	8	-	1,16
Output Fall Time	t _f -	2	-	-	1.5	-	-	-	ns	-	-	-	-	8	-	1,16
Setup Time	t _{setup} H		-	-	1.3	-	-	-		-	-	-	-		-	
	t _{setup} L		-	-	0.3	-	-	-		-	-	-	-		-	
Hold Time	t _{hold} H		-	-	0.2	-	-	-		-	-	-	-		-	
	t _{hold} L		-	-	0.3	-	-	-		-	-	-	-		-	
Toggling Frequency	f _{log}	2	-	-	500	540	-	-	MHz	-	-	-	-	8	-	1,16






Fig. 3 Propagation delay test circuit




Fig. 4 Clock delay waveforms at +25°C




Fig. 5 Set up and hold time test circuit




Fig. 6 Set up and hold time waveforms




Fig. 7 Toggle frequency test circuit




Fig. 8 Toggle frequency waveforms