

**SP8000 SERIES**  
HIGH SPEED DIVIDERS

**SP8634B** ÷ 10 700 MHz

**SP8636B** ÷ 10 500 MHz

**SP8635B** ÷ 10 600 MHz

**SP8637B** ÷ 10 400 MHz

The SP8634B, SP8635B, SP8636B and SP8637B are divide-by-ten circuits with binary coded decimal outputs for operation from DC up to specified input frequencies of 700, 600, 500 and 400 MHz, respectively, over a guaranteed temperature range of 0°C to +70°C.

These devices, optimised for counter applications in systems using both ECL and TTL, are intended to be operated between 0V and -5.2V power rails and to

interface with TTL operating between 0V and +5V. The BCD outputs and one of two carry outputs are TTL-compatible, while the second carry output is ECL-compatible. The clock input, which is normally capacitively coupled to the signal source, is gated by an ECL III/ECL 10K-compatible input. The TTL-compatible reset forces the 0000 state regardless of the state of the other inputs.

**FEATURES**

- Direct gating capability at up to 700 MHz
- TTL-compatible BCD outputs
- TTL- and ECL-compatible carry outputs
- Power consumption less than 500 mW
- Wide dynamic input range

**APPLICATIONS**

- Counters
- Timers
- Synthesisers




Fig. 1 Pin connections (top)




Fig. 2 Logic diagram

**ELECTRICAL CHARACTERISTICS** (All types except where otherwise stated)

**Test Conditions (unless otherwise stated)**

$T_{amb}$		$0^{\circ}\text{C}$ to $+70^{\circ}\text{C}$
Power Supplies	$V_{CC}$	0V
	$V_{EE}$	$-5.2\text{V} \pm 0.25\text{V}$

Characteristic	Value			Units	Conditions
	Min.	Typ.	Max.		
<b>Clock Input (pin 14)</b>					
Max. input frequency					} Input voltage 400-800mV p-p
SP8634B	700			MHz	
SP8635B	600			MHz	
SP8636B	500			MHz	
SP8637B	400			MHz	
Min. input frequency with sinusoidal I/P			40	MHz	
Min. slew rate of square wave for correct operation down to DC			100	V/ $\mu\text{s}$	
<b>Clock inhibit input (pin 16)</b>					
Logic levels					$T_{amb} = +25^{\circ}\text{C}$ (see Note 1) 10%–90%
High (inhibit)	-0.960			V	
Low			-1.650	V	
Edge speed for correct operation at maximum clock I/P frequency			2.5	ns	
<b>Reset input (pin 3)</b>					
Logic levels					See Note 3 and Fig. 4
High (reset)	See Note 2				
Low			+0.4	V	
Reset ON time	100			ns	
<b>TTL outputs ABCD (pins 2,7,8,10)</b>					
Output Voltage					10k $\Omega$ resistor and TTL gate from O/P to +5V rail
High	+2.4			V	
Low			+0.4	V	
<b>TTL carry output (pin 11)</b>					5k $\Omega$ resistor and 3 TTL gates from o/p to 5V rail
Output Voltage					
High state	+2.4			V	
Low			+0.4	V	
<b>ECL carry output (pin 9)</b>					
Output Voltage					$T_{amb} = +25^{\circ}\text{C}$ External current = 0mA (See Note 4)
High	-0.975			V	
Low			-1.375	V	
<b>Power supply drain current</b>		75	90	mA	$V_{EE} = 5.2\text{V}$

NOTES

- 1 The clock inhibit input levels are compatible with ECL III and ECL 10000 levels throughout the temperature range  $0^{\circ}\text{C}$  to  $+70^{\circ}\text{C}$ .
- 2 For a high state, the reset input requires a more positive input level than the specified worst case TTL  $V_{OH}$  of +2.4V. Resetting should be done by connecting a 1.8k $\Omega$  resistor from the output of the driving TTL gate and only fanning out to the reset input of the SP8000 series device.
- 3 These outputs are current sources which can be readily made TTL-compatible voltages by connecting them to +5V via 10k $\Omega$  resistors.
- 4 The ECL carry output is compatible with ECL II throughout the temperature range but can be made compatible with ECL III using the simple interface shown in Fig. 3.




Fig. 3 ECL III/ECL 10000 interfacing




Fig. 4 TTL carry and ABCD output structure

**OPERATING NOTES**

The devices are intended to be used with TTL and ECL in a counting system — the ECL and the decade counter being connected between voltage rails of 0V and -5.2V and the TTL between voltage rails of 0V and +5.0V. Provided that this is done ECL and TTL compatibility is achieved (see Figs. 4 and 5).

The clock is normally capacitively coupled to the signal source: a 1000pF UHF capacitor is normally adequate. If low frequency operation is required the 1000pF capacitor should be connected in parallel with a higher value capacitor. The bias decoupling (pin 1) should be connected to earth via a capacitor — preferably a chip type — but in any case a low inductance type suitable for UHF applications. The devices normally have an input amplitude operating range far greater than the specified 400 to 800 mV pk/pk. However, if the decoupling capacitor is not of a UHF type, or it is connected to an earth point that has a significant impedance between the capacitor and the V<sub>CC</sub>

connection, then the input dynamic range will suffer and the maximum signal for correct operation will be reduced.

Under certain conditions, the absence of an input signal may cause the device to self-oscillate. This can be prevented (while still maintaining the specified input sensitivity) by connecting a 68kΩ resistor between the clock input and the negative supply. If the transition of either the clock input or the clock inhibit input is slow the device may start to self-oscillate during the transition. For this reason, the input slow rates should be greater than 100 V/μs. It should also be noted that a positive-going transition on either the clock input or the clock inhibit input will clock the device, provided that the other input is in the low state.

The BCD outputs give TTL-compatible outputs (fanout = 1) when a 10kΩ resistor is connected from the output to the +5V rail. In this configuration the outputs will be very slow compared with the clocking rate of the decade and so the state on the BCD outputs can only be determined when the clock has stopped or is inhibited.

The fan out capability of the TTL carry output can be increased by buffering it with a PNP emitter follower. The interface is shown in Fig. 5.




Fig. 5 Typical application configuration




Fig. 6 Decade counter timing diagram

## SP8634/5/6/7

### ABSOLUTE MAXIMUM RATINGS

Power supply voltage $(V_{CC} - V_{EE})$	8V
Clock inhibit voltage	Not greater than the supply voltage in use
Clock input voltage	2V pk/pk
Bias voltage ( $V_{OUT}$ ) on BCD outputs, $V_{OUT} - V_{EE}$ (10k $\Omega$ resistor in series with output)	11V
Bias voltage ( $V_{OUT}$ ) on TTL carry output, $V_{OUT} - V_{EE}$ (1.2k $\Omega$ resistor in series with output)	11V
Output current from ECL carry output ( $I_{OUT}$ ) (Note: the device will be destroyed if the ECL output is shorted to the negative rail)	10mA
Operating junction temperature	+150°C
Storage temperature range	-55°C to +150°C

### QUICK REFERENCE DATA

■ Power Supplies $V_{CC}$ $V_{EE}$	0V -5.2V $\pm$ 0.25V
■ Range of clock input amplitude	400-800mV p-p
■ Operational temperature range	0°C to +70°C
■ Frequency range with sinusoidal I/P	40-700 MHz (SP8634B)
■ Frequency range with square wave I/P	DC to 700 MHz (SP8634B)