

FEATURES

Noise Generator and Autobalance Circuits are Contained On-Chip

Autobalance On/Off Control

- 4-Channel Pro-Logic and Dolby 3 (Surround Channel Defeat) Modes Available
- Selectable Center Channel Modes Normal, Wideband, Phantom, Off
- Direct Path Bypass (Normal 2-Channel Stereo Mode) Wide Channel Separation
- Center to Left, Right Channels 35 dB min (SSM-2125)

Any Channel to Another – 25 dB min (SSM-2126) Wide Dynamic Range – 103 dB typ

- Low Total Harmonic Distortion -0.02% typ
- Available in a 48-Pin Plastic DIP

CMOS and TTL Compatible Control Logic

APPLICATIONS

Direct View and Projection TV Integrated A/V Amplifiers Laserdisc and CD-V Players Video Cassette Recorders Stand-Alone Surround Decoders Home Satellite Receiver/Descramblers

GENERAL DESCRIPTION

The SSM-2125 and SSM-2126 are Dolby* Pro-Logic Surround Decoders developed to provide multichannel outputs from Dolby Surround encoded stereo sources.

Dolby Pro-Logic Surround Matrix Decoder SSM-2125/SSM-2126


Over 2000 major films and an increasing number of broadcasts are available in Dolby Surround. Surround encoding is preserved in the stereo audio tracks of normal video discs, video cassettes, and television broadcasts, permitting the decoding to multichannel audio in the home.

Major design considerations of the SSM-2125/SSM-2126 are excellent audio performance and a high level of integration. In addition to the Adaptive Matrix and Center Mode Control, also included on-chip are the Automatic Balance Control and Noise Generator functions. A complete Pro-Logic system can be realized using the SSM-2125/SSM-2126 and few external components. Using SSM's extensive experience in the design of professional audio integrated circuits, the SSM-2125/SSM-2126 offers typical 103 dB dynamic range and 0.025% THD. A direct path bypass mode allows normal stereo operation with high fidelity without the need for external switching or parallel signal paths.

The SSM-2125 is a premium grade that is selected to a minimum channel separation specification of 35 dB for the center to left and right channels, and 25 dB for the remaining channels. The standard grade, the SSM-2126, provides minimum channel separation of 25 dB from any channel to another.

The SSM-2125/SSM-2126 is available only to licensees of Dolby Licensing Corporation, San Francisco, California, from whom licensing and application information must be obtained.

FUNCTIONAL BLOCK DIAGRAM



*Dolby is a registered trademark of Dolby Laboratories Licensing Corporation, San Francisco, California.

REV.0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

 One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

 Tel:
 617/329-4700

 Fax:
 617/326-8703

 Telex:
 924491

 Cable:
 ANALOG NORWOODMASS

				SSM-2125			SSM-2126		
Parameter	Symbol	Conditions	Min	Тур	Max	Min Typ M		Max	ax Unit
CHANNEL SEPARATION						_			
Center		C Input; R, L Outputs	35	48		25	35		dB
		C Input; S Output	25	35		25	35		dB
Right		R Input; L, C, S Outputs	25	35		25	35		dB
Left		L Input; C, R, S Outputs	25	35		25	35		dB
Surround		S Input; L, R, C Outputs	25	35		25	35		dB
CHANNEL OUTPUT LEVEL		$V_{IN} = 0 dB; L, R, C, S Output$			±0.5			±0.5	dBd
TOTAL HARMONIC									
DISTORTION	THD	All Channels		0.02	0.1		0.02	0.1	%
SIGNAL-TO-NOISE RATIO	SNR	$V_{IN} = 0 V, CCIR2K/ARM$				-			
		All Channels	-83	-87		-80	-87		dBd
HEADROOM	HR	Clipping = 3% THD							
		All Channels	15	16		15	16		dBd
BYPASS MODE									
DYNAMIC RANGE		Clipping to Noise Floor		104			104		dB
NOISE SOURCE									
OUTPUT LEVEL		All Channels		-13.5			-13.5		dBd
NOISE SOURCE OUTPUT								l	
LEVEL MATCHING		Any Channel to Another		1			1		dB
AUTOBALANCE								1	
CAPTURE RANGE			±3	±3.8	± 6		± 3.8		dB
LOGIC THRESHOLD HI		Relative to L _{REF}	+2.4			+2.4			v
LO		Louis to DREF			+0.8			+0.8	v
OPERATING SUPPLY									
VOLTAGE	Vs	Single Supply		+12			+12		v
	. 3	Dual Supply		± 6			± 6		v
SUPPLY CURRENT	I _{SY}	No Input Signal		40	50		40	50	mA
INPUT IMPEDANCE	Z _{IN}	L, R Inputs		5			5		kΩ
OUTPUT IMPEDANCE	Z _{OUT}	L, R, C, S Outputs		600			600		Ω

$\label{eq:starsest} SSM-2125/SSM-2126 \longrightarrow SPECIFICATIONS (V_s = \pm 6 \text{ V}, T_A = +25^{\circ}\text{C}, V_{IN} = 0 \text{ dBd at 1 kHz},^1 \text{ Center Mode Control: Wide, unless otherwise noted.}$

NOTE 10 dBd = 500 mV rms Dolby level output at any channel; Left and Right inputs: 500 mV rms (0 dBd); Center input: L = R = 354 mV rms (-3 dBd); Surround input: L = -R = 354 mV rms (-3 dBd).

ABSOLUTE MAXIMUM RATINGS

ORDERING GUIDE


Supply Voltage $\dots \dots \dots$
Logic Inputs
Storage Temperature Range
Operating Temperature Range
Junction Temperature
Lead Temperature Range (Soldering, 60 sec) +300°C
Thermal Resistance ¹
θ_{JA}
$\theta_{\rm JC}$
NOTE

Temperature Range	Package Option		
-20° C to $+70^{\circ}$ C	48-Pin P-DIP 48-Pin P-DIP		
	Range		

NOTE

*The SSM-2125/SSM-2126 is available only to licensees of Dolby Laboratories. Each customer will be assigned a special part number for ordering pur-poses. Contact local ADI sales office for further details.

 ${}^1\theta_{JA}$ is specified for worst case mounting conditions, i.e., device in socket.



						SSM-212	5/S	SSM-2126
Table I. External Component List				PIN CONNECTIONS				
Сотролепт	Value	Tolerance*	Comment (Noncritical Unless Otherwise Noted)	CT5	[]		48	Ст2
C1	0.1 μF			CT1	2		47	
C2	$0.1 \ \mu F$				<u> </u>			
C3	680 pF			V _{REF}	3		46	СТб
C4	0.1 μF			V+	4		45	CFWR
C5	0.1 μF			CT4	5		44	
C6	680 pF				<u> </u>			
C7	4.7 μF	20%	Standard Electrolytic	CAB	6		43	CFWC
C8	0.22 μF			RT	7		42	CFWS
С9	0.22 μF				님			1
C10	0.33 μF		Film	LT	8		41	BPLIN
C11	0.33 μF		Film	LIN	9		40	ACL2
C12	0.33 μF		Film	R _{IN}	10		39	ACL1
C13	0.33 μF		Film		Ë	00M 0105/		, 1
C14	22 nF		Film	N _{IN}	11	SSM-2125/ SSM-2126	38	V _{REF}
C15	22 nF		Film	NC	12	TOP VIEW	37	BPRIN
C16	22 nF		Film	v -		(Not to Scale)	36	
C17	22 nF		Film		13	(,	30	
C18	0.1 μF			Nout	14		35	ACR1
C19	4.7 μF	20%	Standard Electrolytic	V _{REF}	15		34	ACC2
C20	0.22 μF							
C21	0.22 μF			DM1	16		33	ACC1
C22	10 µF	20%	Standard Electrolytic	DM2	17		32	ACS2
C23	-	-	Not Needed	DM3	18		31	ACS1
C24	10 nF							
C25	10 nF]		DM4	19		30	SOUT
C26	10 nF			CM1	20		29	CC1
C27	100 µF	≥100 μF	Standard Electrolytic	CM2	21		28	CC2
C28	$0.1 \ \mu F$							
C29**	100 μF	≥100 µF	Standard Electrolytic		22		27	v –
C30**	0.1 μF			VRO	23		26	ROUT
C31	$100 \ \mu F$	≥100 µF	Standard Electrolytic					
C32	0.1 μF			Lout	24		25	с _{оит}
R1	$15 k\Omega$	5%			1	NC = NO CONNECT	-	
R2	47 kΩ	5%						
R3	15 kΩ	5%						
R4	$47 k\Omega$	5%						
R5	$7.5 k\Omega$	5%						
R6	7.5 kΩ	5%	NT NT II					
R7	—	—	Not Needed					
R8	-		Not Needed					
R9	$22 k\Omega$	5%						
R10	$22 k\Omega$	5%						
R11	10 Μ Ω	5%						

NOTES

R12

22 k Ω

*10% unless otherwise indicated. **Used only in Dual Supply Application Circuit.

5%

REV. 0

-3-

PIN DESCRIPTION

1 2 3	CT5	Long Time Constant, C/S		
		Long Time Constant, C/S	39	Α
	CT1	Short Time Constant, L/R Comparators		
	V_{REF}	Reference Voltage: Ground or Pseudoground	40	Α
4	V+	Positive Supply		
5	CT4	Short Time Constant, C/S Comparators	41	B
6	CAB	Autobalance Time Constant		
7	RT	Buffered, Autobalanced Right Channel Signal	42	C
8	LT	Buffered, Autobalanced Left Channel Signal		
9	L_{IN}	Left Channel Input	43	C
10	R _{IN}	Right Channel Input		
11	N _{IN}	Filtered Noise Input	44	C
12	NC	Do Not Connect		
13	$\mathbf{V}-$	Negative Supply (Ground in Single Supply)	45	C
14	N _{out}	Noise Output		
15	VREF	Reference Voltage: Ground or Pseudoground	46	C
16	DM1	Digital Operating-Mode Control Input	47	C
17	DM2	Digital Operating-Mode Control Input	48	C
18	DM3	Digital Operating-Mode Control Input		
19	DM4	Digital Operating-Mode Control Input		
20	CM1	Digital Center-Mode Control Input		
21	CM2	Digital Center-Mode Control Input		
22	L_{REF}	Logic Reference Voltage		
	ILLI	$(\text{Threshold} = L_{\text{REF}} + 1.4 \text{ V})$		
23	VRO	V _{REF} Out-Pseudoground Output		
24	L_{OUT}	Left Channel Output		
25	C _{OUT}	Center Channel Output		
26	R _{OUT}	Right Channel Output		
27	V-	Negative Supply (Ground in Single Supply)		
28	CC2	Center Normal-Mode Filter Input ($Z = 15 \text{ k}\Omega$)		
29	CC1	Center Normal-Mode Filter Output		
30	Sout	Surround Channel Output		
31	ACS1	Surround Channel Steering Signal		
		AC Coupling and High-Pass Filter		
32	ACS2	Surround Channel Steering Signal		
		AC Coupling and High-Pass Filter		
33	ACC1	Center Channel Steering Signal		
		AC Coupling and High-Pass Filter		
34	ACC2	Center Channel Steering Signal		
		AC Coupling and High-Pass Filter		
35	ACR1	Right Channel Steering Signal		
		AC Coupling and High-Pass Filter		
36	ACR2	Right Channel Steering Signal		
		AC Coupling and High-Pass Filter		
37	BPR _{IN}	Filtered Right Channel Input to Steering		
		Signal Generator		
38	V _{REF}	Reference Voltage: Ground or Pseudoground		

Pin #	Name	Function		
39	ACL1	Left Channel Steering Signal AC Coupling		
		and High-Pass Filter		
40	ACL2	Left Channel Steering Signal AC Coupling		
		and High-Pass Filter		
41	BPL_{IN}	Filtered Left Channel Input to Steering		
		Signal Generator		
42	CFWS	Surround Channel Full-Wave Rectifier		
		Low-Pass Filter		
43	CFWC	Center Channel Full-Wave Rectifier		
		Low-Pass Filter		
44	CFWL	Left Channel Full-Wave Rectifier		
		Low-Pass Filter		
45	CFWR	Right Channel Full-Wave Rectifier		
		Low-Pass Filter		
46	CT6	Short Time Constant, C/S		
47	CT3	Short Time Constant, L/R		
48	CT2	Long Time Constant, L/R		

-4-

REV. 0




Figure 1. THD+N vs. Frequency,* Center and Surround Channels (V_{IN} = 0 dBd, R_L = 100 k(Ω)




Figure 2. THD+N vs. Frequency,* Left and Right Channels ($V_{\rm IN}$ = 0 dBd, R_L = 100 k Ω)






Figure 4. Headroom THD+N vs. Amplitude (0 dBr = 0 dBd = 500 mV rms)

*80 kHz low-pass filter used for Figures 1 and 2.

REV.0

-5-




Figure 5. Single Supply Application Circuit



REV. (




Figure 6. Dual Supply Application Circuit

REV. 0

-7-




Figure 7. SSM-2125/SSM-2126 Block Diagram Showing External Component Functions

APPLICATIONS INFORMATION POWER SUPPLIES

The SSM-2125/SSM-2126 is designed to use either a dual ± 6 V or single ± 12 V supply, with a tolerance of $\pm 10\%$. Internal reference points on the IC and a 6 V reference, generated on-chip, are brought to external pins. When operated in dual supply mode, the reference inputs (labeled $V_{\mbox{\scriptsize REF}})$ are connected to the external ground. In single supply mode, the internal 6 V reference (labeled VRO) is wired to the V_{REF} pins, providing a pseudoground reference. In either mode, the internal reference VRO should be decoupled with a 100 μ F electrolytic capacitor in parallel with a 0.1 μ F ceramic capacitor.

Dual supply mode offers the highest fidelity operation and eliminates the necessity for input and output decoupling capacitors. All signals are ground referenced in dual supply mode, allowing dc coupling of the inputs and outputs. Additionally, the power on settling time is reduced when operating with dual supplies.

In single supply mode, decoupling capacitors are required, as the signals are referenced to the +6 V pseudoground reference. Any noise introduced onto the $V_{\rm REF}$ line will appear at the output, so careful decoupling of the reference is required to maintain excellent noise and distortion performance. The 100 μ F $V_{\rm REF}$ decoupling capacitors should be placed close to the VRO pin (Pin 23), and 0.1 μ F capacitors close to each V_{REF} pin.

DOLBY LEVEL

The discrete implementation of Dolby Pro-Logic Surround used a Dolby level of 500 mV. To maintain high audio quality and excellent signal-to-noise ratio, the SSM-2125/SSM-2126 was designed to operate with a 500 mV Dolby level. With this level, the SSM-2125/SSM-2126 provides 87 dBd SNR (CCIR2K/ARM) and 16 dB of headroom. In addition, the SSM-2125/SSM-2126 is capable of operation to the Pro-Logic specification at a Dolby level of 300 mV, with the result of reduced SNR and increased headroom. At the 300 mV level, SNR is typically 83 dBd with 20 dB of headroom. Either way, total dynamic range of the device is 103 dB (0 dBd = 500 mV).

AUTOBALANCE

Left and right signals with an imbalance less than ±3.8 dB will activate the autobalance circuitry when DM3 = 1. Once activated, the circuit will correct up to 4 dB of balance error. Autobalance is available in both the Pro-Logic and stereo bypass modes. When autobalance is OFF, the autobalance VCAs are bypassed.

NOISE GENERATOR AND SEQUENCING

The SSM-2125/SSM-2126 noise source is best described as white noise passed through a 0.2 Hz comb filter and a 10 kHz lowpass filter. Thus, the noise is comprised of separate equalamplitude peaks spaced at 0.2 Hz apart, as shown in Figure 8. Figure 9 shows overall frequency response of the filtered noise

source.

-8-

REV. C




Figure 8. Comb-Filtered Noise Source Characteristics




Figure 9. Overall Frequency Response of Filtered Noise Source

For systems that are not microprocessor controlled, Figure 10 suggests one option to implement automatic noise sequencing using standard logic. The CD4060 (or equivalent), although only partially used, was selected since it contains a clock and 2-bit binary counter on-chip. The timing interval is set by:

$$f = \frac{1}{2.2 \ R_1 \ C_3}$$

where $2R_1 < R_2 < 10R_1$.

The values shown in Figure 10 will provide a frequency of 2.9 Hz. One half of a CD4556 can be used to drive LED panel indicators if desired, as shown.

FUNCTIONAL MODES

The SSM-2125/SSM-2126 uses a positive logic system, whereby a voltage greater than 2.4 V above L_{REF} is considered a "1," and voltage levels between L_{REF} and 0.8 V are considered a "0." Tables II and III provide truth tables for logic inputs DM1 through DM4, and CM1 and CM2. "Dolby 3" mode, which disables surround steering, is available as shown. Normal operating mode for the decoder is with a "1" on all logic inputs. This provides 4-channel logic, autobalance ON, and center normal mode. Internal pullups will automatically set the chip into this state if the inputs are left unconnected.




Figure 10. Automatic Noise Sequencing Circuit

REV.0

-9-

Table II. Control States for DM1-DM4

DM1	DM2	DM3	DM4	Operating State		
1	1	1	1	Dolby 4-Channel ("Pro-Logic"), Autobalance On		
1	1	0	1	Dolby 4-Channel ("Pro-Logic"), Autobalance Off		
1	0	1	1	Dolby 3-Channel ("Dolby 3"), Autobalance On		
1	0	0	1	Dolby 3-Channel ("Dolby 3"), Autobalance Off		
0	1	1	1	Surround Channel Noise		
0	1	1	0	Right Channel Noise		
0	1	0	1	Center Channel Noise		
0	1	0	0	Left Channel Noise		
0	0	x	1	Mute		
0	0	1	0	Stereo Bypass, Autobalance On		
0	0	0	0	Stereo Bypass, Autobalance Off		


Table III. Center Channel Functional Modes

CM1	CM2	Mode
0	0	Center Channel Off
0	1	Center Channel Wideband
1	0	Phantom Center Channel
1	1	Normal Center Mode

OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).

48-Pin Plastic DIP



-10-

REV. (

