


## 8-BIT OTP MCUs

PRODUCT PREVIEW

- 3.0 to 6.0V Supply Operating Range
- 8 MHz Maximum Clock Frequency
- -40 to +85°C Operating Temperature Range
- Run, Wait and Stop Modes
- 4 Interrupt Vectors
- Look-up Table capability in OTP
- Data OTP: User selectable size (in program OTP)
- Data RAM: 64 bytes
- 9 I/O pins, fully programmable as:
  - Input with pull-up resistor
  - Input without pull-up resistor
  - Input with interrupt generation
  - Open-drain or push-pull output
- 3 I/O lines can sink up to 20mA to drive LEDs or TRIACs directly
- 8-bit Timer with 7-bit programmable prescaler
- Digital Watchdog
- On-chip Clock oscillator can be driven by Quartz crystal or Ceramic resonator
- Power-on Reset
- One external Non-Maskable Interrupt
- ST626x-EMU Emulation and Development System (connects to an MS-DOS PC via an RS232 serial line).



### DEVICE SUMMARY

DEVICE	OTP (Bytes)	I/O Pins
ST62T03	1036	9

---

# Table of Contents

---

<b>ST62T03</b> .....	<b>1</b>
<b>1 GENERAL DESCRIPTION</b> .....	<b>5</b>
1.1 INTRODUCTION .....	5
1.2 PIN DESCRIPTIONS .....	6
1.3 MEMORY MAP .....	7
1.3.1 Program Memory Map .....	7
1.3.2 Data Space .....	7
1.4 PARTICULARITIES OF OTP DEVICES .....	7
1.4.1 OTP Programming .....	7
1.4.2 Eprom Erasure .....	7
<b>2 CENTRAL PROCESSING UNIT</b> .....	<b>8</b>
2.1 INTRODUCTION .....	8
2.2 CPU REGISTERS .....	8
<b>3 CLOCKS, RESET, INTERRUPTS AND POWER SAVING MODES</b> .....	<b>8</b>
3.1 CLOCK SYSTEM .....	8
3.2 RESETS .....	8
3.3 DIGITAL WATCHDOG .....	8
3.4 INTERRUPTS .....	8
3.5 POWER SAVING MODES .....	8
<b>4 ON-CHIP PERIPHERALS</b> .....	<b>8</b>
4.1 I/O PORTS .....	8
4.2 TIMER .....	8
<b>5 SOFTWARE</b> .....	<b>8</b>
5.1 ST6 ARCHITECTURE .....	8
5.2 ADDRESSING MODES .....	8
5.3 INSTRUCTION SET .....	8
<b>6 ELECTRICAL CHARACTERISTICS</b> .....	<b>9</b>
6.1 ABSOLUTE MAXIMUM RATINGS .....	9
6.2 THERMAL CHARACTERISTICS .....	9
6.3 RECOMMENDED OPERATING CONDITIONS .....	10
<b>7 GENERAL INFORMATION</b> .....	<b>11</b>
7.1 PACKAGE MECHANICAL DATA .....	11

---

# Table of Contents

---

<b>ST6203B</b> .....	<b>13</b>
<b>1 GENERAL DESCRIPTION</b> .....	<b>14</b>
1.1 INTRODUCTION .....	14
1.2 PIN DESCRIPTION .....	15
1.3 MEMORY MAP .....	16
1.3.1 Introduction .....	16
1.3.2 Program Space .....	17
1.3.3 Data Space .....	18
1.3.4 Stack Space .....	18
1.3.5 Data Window Register (DWR) .....	19
<b>2 CENTRAL PROCESSING UNIT</b> .....	<b>20</b>
2.1 INTRODUCTION .....	20
2.2 CPU REGISTERS .....	20
<b>3 CLOCKS, RESET, INTERRUPTS AND POWER SAVING MODES</b> .....	<b>22</b>
3.1 CLOCK SYSTEM .....	22
3.1.1 Main Oscillator .....	22
3.1.2 Low Frequency Auxiliary Oscillator (LFAO) .....	23
3.1.3 Oscillator Safe Guard .....	23
3.2 RESETS .....	26
3.2.1 RESET Input .....	26
3.2.2 Power-on Reset .....	26
3.2.3 Watchdog Reset .....	26
3.2.4 Application Notes .....	27
3.2.5 MCU Initialization Sequence .....	27
3.3 DIGITAL WATCHDOG .....	29
3.3.1 Digital Watchdog Register (DWDR) .....	31
3.3.2 Application Notes .....	31
3.4 INTERRUPTS .....	33
3.4.1 Interrupt Vectors .....	33
3.4.2 Interrupt Priorities .....	33
3.4.3 Interrupt Option Register (IOR) .....	34
3.4.4 External Interrupt Operating Modes .....	34
3.4.5 Interrupt Procedure .....	35
3.5 POWER SAVING MODES .....	37
3.5.1 WAIT Mode .....	37
3.5.2 STOP Mode .....	37
3.5.3 Exit from WAIT and STOP Modes .....	38

---

## Table of Contents

---

<b>4 ON-CHIP PERIPHERALS</b> .....	<b>39</b>
4.1 I/O PORTS .....	39
4.1.1 Operating Modes .....	40
4.1.2 I/O Port Option Registers .....	40
4.1.3 I/O Port Data Direction Registers .....	40
4.1.4 I/O Port Data Registers .....	40
4.1.5 Safe I/O State Switching Sequence .....	41
4.2 TIMER .....	43
4.2.1 Timer Operation .....	44
4.2.2 Timer Interrupt .....	44
4.2.3 Application Notes .....	44
4.2.4 Timer Registers .....	45
<b>5 SOFTWARE</b> .....	<b>46</b>
5.1 ST6 ARCHITECTURE .....	46
5.2 ADDRESSING MODES .....	46
5.3 INSTRUCTION SET .....	47
<b>6 ELECTRICAL CHARACTERISTICS</b> .....	<b>52</b>
6.1 ABSOLUTE MAXIMUM RATINGS .....	52
6.2 RECOMMENDED OPERATING CONDITIONS .....	53
6.3 READOUT PROTECTION FUSE .....	55
<b>7 GENERAL INFORMATION</b> .....	<b>56</b>
7.1 PACKAGE MECHANICAL DATA .....	56
7.2 ORDERING INFORMATION .....	58
7.2.1 Transfer of Customer Code .....	58
7.2.2 Listing Generation and Verification .....	58

## 1 GENERAL DESCRIPTION

### 1.1 INTRODUCTION

The ST62T03 device is a low cost member of the ST62xx 8-bit HCMOS family of microcontrollers, which is targeted at low to medium complexity applications. All ST62xx devices are based on a building block approach: a common core is surrounded by a number of on-chip peripherals.

OTP devices are functionally identical to their ROM counterparts; in addition, the ROM based versions offer the following additional features: RC Oscillator, Oscillator Safeguard, external Stop mode control, program code readout protection and an optional internal pullup on the NMI pin.


OTP devices offer all the advantages of user programmability at low cost, which make them the

ideal choice in a wide range of applications where frequent code changes, multiple code versions or last minute programmability are required.

The ST62E01 (2K EPROM) device may be used to emulate the ST62T03 OTP device, but care should be taken not to exceed the memory size of the T03 device.

These compact low-cost devices feature a Timer comprising an 8-bit counter and a 7-bit programmable prescaler and a Digital Watchdog timer, making them well suited for a wide range of automotive, appliance and industrial applications.

**Figure 1. Block Diagram**



## 1.2 PIN DESCRIPTIONS

**V<sub>DD</sub> and V<sub>SS</sub>.** Power is supplied to the MCU via these two pins. V<sub>DD</sub> is the power connection and V<sub>SS</sub> is the ground connection.

**OSCin and OSCout.** These pins are internally connected to the on-chip oscillator circuit. A quartz crystal, a ceramic resonator or an external clock signal can be connected between these two pins. The OSCin pin is the input pin, the OSCout pin is the output pin.

**RESET.** The active-low RESET pin is used to restart the microcontroller.


**TEST/V<sub>PP</sub>.** The TEST must be held at V<sub>SS</sub> for normal operation. If TEST pin is connected to a +12.5V level during the reset phase, the EPROM/OTP programming Mode is entered.

**NMI.** The NMI pin provides the capability for asynchronous interruption, by applying an external non maskable interrupt to the MCU. The NMI input is falling edge sensitive. A pull-up device must be provided externally on OTP and EPROM devices.

**PA1-PA3.** These 3 lines are organized as one I/O port (A). Each line may be configured under software control as inputs with or without internal pull-up resistors, interrupt generating inputs with pull-up resistors, open-drain or push-pull outputs. PA1-PA3 can also sink 20mA for direct LED driving.

**PB0, PB1, PB3, PB5-PB7.** These 6 lines are organized as one I/O port (B). Each line may be configured under software control as inputs with or without internal pull-up resistors, interrupt generating inputs with pull-up resistors, open-drain or push-pull outputs.


Figure 1. ST62T03 Pin Configuration



## 1.3 MEMORY MAP

### 1.3.1 Program Memory Map

Figure 2. ST62T03 Program Memory Map



### 1.3.2 Data Space

Data Space accommodates all the data necessary for processing the user program. This space comprises the RAM resource, the processor core and peripheral registers, as well as read-only data such as constants and look-up tables in OTP.

The Data Space is fully described and illustrated on page 18.

## 1.4 PARTICULARITIES OF OTP DEVICES

OTP and EPROM devices are identical save for the package which, in the EPROM device, is fitted with a transparent window to allow erasure of memory contents by exposure to UV light.

Both OTP and EPROM parts may be programmed using programming equipment approved by SGS-THOMSON.

### 1.4.1 OTP Programming

Programming mode is selected by applying a 12.5V voltage to the  $V_{PP}/TEST$  pin during reset. Programming of OTP and EPROM parts is fully described in the EPROM Programming Board User Manual.

### 1.4.2 Eprom Erasure

Thanks to the transparent window present in the EPROM package, its memory contents may be erased by exposure to UV light.

Erasure begins when the device is exposed to light with a wavelength shorter than  $4000\text{\AA}$ . It should be noted that sunlight, as well as some types of artificial light, includes wavelengths in the  $3000\text{-}4000\text{\AA}$  range which, on prolonged exposure, can cause erasure of memory contents. It is thus recommended that EPROM devices be fitted with an opaque label over the window area in order to prevent unintentional erasure.

The recommended erasure procedure for EPROM devices consists of exposure to short wave UV light having a wavelength of  $2537\text{\AA}$ . The minimum recommended integrated dose (intensity x exposure time) for complete erasure is  $15\text{Wsec/cm}^2$ . This is equivalent to an erasure time of 15-20 minutes using a UV source having an intensity of  $12\text{mW/cm}^2$  at a distance of 25mm (1 inch) from the device window.

## 2 CENTRAL PROCESSING UNIT

### 2.1 INTRODUCTION

The CPU Core may be thought of as an independent central processor communicating with on-chip I/O, memory and peripherals. For further details refer to page 14.

### 2.2 CPU REGISTERS

The CPU Core features six registers and three pairs of flags available to the programmer. For a detailed description refer to page 20.

## 3 CLOCKS, RESET, INTERRUPTS AND POWER SAVING MODES

### 3.1 CLOCK SYSTEM

The Oscillator may be driven by an external clock, or by a crystal or ceramic resonator. ROM devices also offer RC oscillator and Oscillator Safeguard features. For a complete description refer to page 22.

### 3.2 RESETS

The MCU can be reset in three ways: by the external Reset input being pulled low, by the Power-on Reset circuit, or by the Digital Watchdog timing out. For further details refer to page 26.

### 3.3 DIGITAL WATCHDOG

The Digital Watchdog can be used to provide controlled recovery from software upsets. Software and Hardware enabled Watchdog options are available in order to achieve optimum trade-off between power consumption and noise immunity. For a complete description and a selection guide refer to page 29.

### 3.4 INTERRUPTS

The CPU can manage four Maskable and one Non-Maskable Interrupt source. Each source is associated with a specific Interrupt Vector. An internal pullup option on the NMI pin is available on ROM devices. For a complete description refer to page 33.

## 3.5 POWER SAVING MODES

WAIT mode reduces electrical consumption during idle periods, while STOP mode achieves the lowest power consumption by stopping all CPU activity. For a complete description refer to page 37.

## 4 ON-CHIP PERIPHERALS

### 4.1 I/O PORTS

Input/Output lines may be individually programmed as one of a number of different configurations. For further details refer to page 39.

### 4.2 TIMER

The on-chip Timer peripheral consists of an 8-bit counter with a 7-bit programmable prescaler, giving a maximum count of  $2^{15}$ . For a complete description refer to page 43.

## 5 SOFTWARE

### 5.1 ST6 ARCHITECTURE

The ST6 architecture has been designed to exploit the hardware in the most efficient way possible, while keeping byte usage to a minimum. For further details refer to page 46.

### 5.2 ADDRESSING MODES

The ST6 core offers nine addressing modes: Immediate, Direct, Short Direct, Extended, Program Counter Relative, Bit Direct, Bit Test & Branch, Indirect, and Inherent. For a complete description of the available addressing modes, refer to page 46.

### 5.3 INSTRUCTION SET

The ST6 core offers a set of 40 basic instructions which, when combined with nine addressing modes, yield 244 usable opcodes; these may be subdivided into six types: load/store, arithmetic/logic, conditional branch, control, jump/call, and bit manipulation. For further details refer to page 47.



## 6 ELECTRICAL CHARACTERISTICS

### 6.1 ABSOLUTE MAXIMUM RATINGS

This product contains devices designed to protect the inputs against damage due to high static voltages; however, it is advisable to take normal precautions to avoid applying voltages higher than the specified maximum ratings.

For proper operation, it is recommended that  $V_I$  and  $V_O$  be higher than  $V_{SS}$  and lower than  $V_{DD}$ . Reliability is enhanced if unused inputs are connected to an appropriate logic voltage level ( $V_{DD}$  or  $V_{SS}$ ).

**Power Considerations.** The average chip-junction temperature,  $T_j$ , in degrees Celsius can be obtained from:

$$T_j = T_A + P_D \times R_{thJA}$$

Where:

$T_A$  = Ambient Temperature.

$R_{thJA}$  = Package thermal resistance (junction-to ambient).

$P_D = P_{int} + P_{port}$

$P_{int} = I_{DD} \times V_{DD}$  (chip internal power).

$P_{port}$  = Port power dissipation (to be determined by the user)

Symbol	Parameter	Value	Unit
$V_{DD}$	Supply Voltage	-0.3 to 7.0	V
$V_I$	Input Voltage	$V_{SS} - 0.3$ to $V_{DD} + 0.3^{(1)}$	V
$V_O$	Output Voltage	$V_{SS} - 0.3$ to $V_{DD} + 0.3^{(1)}$	V
$V_{PP}$	OTP/EPROM Programming Voltage	13	V
$I_O$	Current Drain per Pin Excluding $V_{DD}$ , $V_{SS}$	10	mA
$I_{INJ+}$	Pin Injection current (positive), All I/O, $V_{DD} = 4.5V$	+5	mA
$I_{INJ-}$	Pin Injection current (negative), All I/O, $V_{DD} = 4.5V$	-5	mA
$I_{V_{DD}}$	Total Current into $V_{DD}$ (source)	50 <sup>(2)</sup>	mA
$I_{V_{SS}}$	Total Current out of $V_{SS}$ (sink)	50 <sup>(2)</sup>	mA
$T_j$	Junction Temperature	150	°C
$T_{STG}$	Storage Temperature	-60 to 150	°C

#### Notes:

Stresses above those listed as "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device under these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

- (1) Within these limits, clamping diodes are non-conducting. Voltages outside these limits are authorised provided injection current is kept within the specification.
- (2) The total current through ports A and B combined may not exceed 50mA. If the application is designed with care and observing the limits stated above, total current may reach 50mA.


### 6.2 THERMAL CHARACTERISTICS

Symbol	Parameter	Test Condition s	Value			Unit
			Min.	Typ.	Max.	
$R_{thJA}$	Thermal Resistance (junction to ambient)	PDIP16			60	°C/W
		PSO16			80	

6.3 RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Test Conditions	Value			Unit
			Min.	Typ.	Max.	
T <sub>A</sub>	Operating Temperature	6 Suffix Version 1 Suffix Version	-40 0		85 70	°C
V <sub>DD</sub>	Operating Supply Voltage		3.0V		6.0V	V
V <sub>PP</sub>	Programming Voltage		12	12.5	13	V
I <sub>INJ+</sub>	Pin Injection Current (positive) Digital Input	V <sub>DD</sub> = 4.5 to 5.5V			+5	mA
I <sub>INJ-</sub>	Pin Injection Current (negative) Digital Input	V <sub>DD</sub> = 4.5 to 5.5V			-5	mA

Figure 2. Maximum Operating FREQUENCY (F<sub>MAX</sub>) Versus SUPPLY VOLTAGE (V<sub>DD</sub>)



The shaded area is outside the recommended operating range; device functionality is not guaranteed under these conditions.

7 GENERAL INFORMATION

7.1 PACKAGE MECHANICAL DATA

Figure 3. 16-Pin Plastic Dual In Line Package (B), 300-mil Width





Figure 4. 16-Pin Plastic Small Outline Package (M), 300-mil Width



## ST62T03

---

**Table 1. OTP Device Sales Types**

Sales Type	I/O Pins	Option	Temperature range	Package
ST62T03B6/HWD	9	Hardware Watchdog	-40°C TO +85°C	PDIP16
ST62T03B6/SWD		Software Watchdog		
ST62T03M6/HWD		Hardware Watchdog		PSO16
ST62T03M6/SWD		Software Watchdog		