

# 64-Kbit (8 K x 8) SoftStore nvSRAM


#### **Features**

- 25 ns, 35 ns, and 45 ns access times
- Pin compatible with industry standard SRAMs
- Software initiated nonvolatile STORE
- Unlimited Read and Write endurance
- Automatic RECALL to SRAM on power up
- Unlimited RECALL cycles
- 1,000,000 STORE cycles
- 100 year data retention
- Single 5 V±10% operation
- Commercial and industrial temperature
- 28-pin (330 mil) SOIC package
- 28-pin (300 mil) CDIP and 28-pad (350 mil) LCC packages
- RoHS compliance

## **Functional Description**

The Cypress STK11C68 is a 64Kb fast static RAM with a nonvolatile element in each memory cell. The embedded nonvolatile elements incorporate QuantumTrap technology producing the world's most reliable nonvolatile memory. The SRAM provides unlimited read and write cycles, while independent nonvolatile data resides in the highly reliable QuantumTrap cell. Data transfers under software control from SRAM to the nonvolatile elements (the STORE operation). On power up, data is automatically restored to the SRAM (the RECALL operation) from the nonvolatile memory. RECALL operations are also available under software control.

## **Logic Block Diagram**





## **Contents**


Pin Configurations	3
Pin Definitions	
Device Operation	4
SRAM Read	
SRAM Write	4
Software STORE	4
Software RECALL	4
Hardware RECALL (Power Up)	4
Hardware Protect	4
Noise Considerations	4
Low Average Active Power	4
Best Practices	
Maximum Ratings	6
Operating Range	6
DC Electrical Characteristics	6
Data Retention and Endurance	6
Capacitance	7
Thermal Resistance	7

AC Test Conditions	7
AC Switching Characteristics	8
SRAM Read Cycle	
SRAM Write Cycle	9
AutoStore INHIBIT or Power Up RECALL	10
Software Controlled STORE/RECALL Cycle	11
Part Numbering Nomenclature	12
Ordering Information	12
Package Diagrams	13
Acronyms	
Document Conventions	15
Units of Measure	15
Document History Page	16
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	17
Products	
PSoC Solutions	



# **Pin Configurations**

Figure 1. Pin Diagram - 28-Pin SOIC/DIP and 28-Pin LLC



## **Pin Definitions**

Pin Name	Alt	I/O Type	Description
A <sub>0</sub> -A <sub>12</sub>		Input	Address Inputs. Used to select one of the 8,192 bytes of the nvSRAM.
DQ <sub>0</sub> -DQ <sub>7</sub>		Input or Output	Bidirectional Data I/O Lines. Used as input or output lines depending on operation.
WE	W	Input	Write Enable Input, Active LOW. When the chip is enabled and WE is LOW, data on the I/O pins is written to the specific address location.
CE	Ē	Input	Chip Enable Input, Active LOW. When LOW, selects the chip. When HIGH, deselects the chip.
ŌĒ	G	Input	Output Enable, Active LOW. The active LOW OE input enables the data output buffers during read cycles. Deasserting OE HIGH causes the I/O pins to tristate.
$V_{SS}$		Ground	Ground for the Device. The device is connected to ground of the system.
V <sub>CC</sub>		Power Supply	Power Supply Inputs to the Device.



## **Device Operation**

The STK11C68 is a versatile memory chip that provides several modes of operation. The STK16C88 can operate as a standard 8K x 8 SRAM. A 8K x 8 array of nonvolatile storage elements shadow the SRAM. SRAM data can be copied nonvolatile memory or nonvolatile data can be recalled to the SRAM.

#### SRAM Read

The STK11<u>C68</u> performs a Read cycle whenever  $\overline{\text{CE}}$  and  $\overline{\text{OE}}$  are LOW while  $\overline{\text{WE}}$  is HIGH. The address specified on pins  $A_{0-12}$  determines the 8,192 data bytes accessed. When the Read is initiated by an address transition, the outputs are valid after a delay of  $t_{AA}$  (Read cycle 1). If the Read is initiated by  $\overline{\text{CE}}$  or  $\overline{\text{OE}}$ , the outputs are valid at  $t_{ACE}$  or at  $t_{DOE}$ , whichever is later (Read cycle 2). The data outputs repeatedly respond to address changes within the  $t_{AA}$  access time without the need for transitions on any control input pins, and remains valid until another address change or until  $\overline{\text{CE}}$  or  $\overline{\text{OE}}$  is brought HIGH, or  $\overline{\text{WE}}$  brought LOW.

#### **SRAM Write**

A Write cycle is performed whenever  $\overline{\text{CE}}$  and  $\overline{\text{WE}}$  are LOW. The address inputs must be stable prior to entering the Write cycle and must remain stable until either  $\overline{\text{CE}}$  or  $\overline{\text{WE}}$  goes HIGH at the end of the cycle. The data on the common I/O pins DQ<sub>0-7</sub> are written into the memory if it has valid  $t_{SD}$ , before the end of a WE controlled Write or before the end of an  $\overline{\text{CE}}$  controlled Write. Keep  $\overline{\text{OE}}$  HIGH during the entire Write cycle to avoid data bus contention on common I/O lines. If  $\overline{\text{OE}}$  is left LOW, internal circuitry turns off the output buffers  $t_{HZWE}$  after  $\overline{\text{WE}}$  goes LOW.

#### Software STORE

Data is transferred from the SRAM to the nonvolatile memory by a software address sequence. The STK11C68 software STORE cycle is initiated by executing sequential CE controlled Read cycles from six specific address locations in exact order. During the STORE cycle, an erase of the previous nonvolatile data is first performed followed by a program of the nonvolatile elements. When a STORE cycle is initiated, input and output are disabled until the cycle is completed.

Because a sequence of Reads from specific addresses is used for STORE initiation, it is important that no other Read or Write accesses intervene in the sequence. If they intervene, the sequence is aborted and no STORE or RECALL takes place.

To initiate the software STORE cycle, the following Read sequence is performed:

- 1. Read address 0x0000, Valid READ
- 2. Read address 0x1555, Valid READ
- 3. Read address 0x0AAA, Valid READ
- 4. Read address 0x1FFF, Valid READ
- Read address 0x10F0, Valid READ
- Read address 0x0F0F, Initiate STORE cycle

The software sequence is clocked with  $\overline{\text{CE}}$  controlled Reads. When the sixth address in the sequence is entered, the STORE cycle commences and the chip is disabled. It is important that Read cycles and not  $\underline{W}$  rite cycles are used in the sequence. It is not necessary that  $\overline{\text{OE}}$  is LOW for a valid sequence. After the

 $t_{\mbox{\scriptsize STORE}}$  cycle time is fulfilled, the SRAM is again activated for Read and Write operation.

#### Software RECALL

Data is transferred from the nonvolatile memory to the SRAM by a software address sequence. A software RECALL cycle is initiated with a sequence of Read operations in a manner similar to the software STORE initiation. To initiate the RECALL cycle, the following sequence of CE controlled Read operations is performed:

- 1. Read address 0x0000, Valid READ
- 2. Read address 0x1555, Valid READ
- 3. Read address 0x0AAA, Valid READ
- 4. Read address 0x1FFF, Valid READ
- 5. Read address 0x10F0, Valid READ
- 6. Read address 0x0F0E, Initiate RECALL cycle

Internally, RECALL is a two step procedure. First, the SRAM data is cleared; then, the nonvolatile information is transferred into the SRAM cells. After the t<sub>RECALL</sub> cycle time, the SRAM is again ready for Read and Write operations. The RECALL operation does not alter the data in the nonvolatile elements. The nonvolatile data can be recalled an unlimited number of times.

## Hardware RECALL (Power Up)

During power up or after any low power condition ( $V_{CC} < V_{RESET}$ ), an internal RECALL request is latched. When  $V_{CC}$  once again exceeds the sense voltage of  $V_{SWITCH}$ , a RECALL cycle is automatically initiated and takes  $t_{HRECALL}$  to complete.

If the STK11C68 is in a Write state at the end of power up RECALL, the SRAM data is corrupted. To help avoid this situation, a 10 Kohm resistor is connected either between WE and system  $V_{CC}$  or between  $\overline{CE}$  and system  $V_{CC}$ .

#### **Hardware Protect**

The STK11C68 offers hardware protection against inadvertent STORE operation and SRAM Writes during low voltage conditions. When  $V_{CAP} < V_{SWITCH}$ , all externally initiated STORE operations and SRAM Writes are inhibited.

### **Noise Considerations**

The STK11C68 is a high speed memory. It must have a high frequency bypass capacitor of approximately 0.1  $\mu\text{F}$  connected between  $V_{CC}$  and  $V_{SS}$ , using leads and traces that are as short as possible. As with all high speed CMOS ICs, careful routing of power, ground, and signals reduce circuit noise.

## **Low Average Active Power**

CMOS technology provides the STK11C68 the benefit of drawing significantly less current when it is cycled at times longer than 50 ns. Figure 2 shows the relationship between  $I_{CC}$  and Read or Write cycle time. Worst case current consumption is shown for both CMOS and TTL input levels (commercial temperature range, VCC = 5.5 V, 100% duty cycle on chip enable). Only standby current is drawn when the chip is disabled.



The overall average current drawn by the STK11C68 depends on the following items:

- The duty cycle of chip enable
- The overall cycle rate for accesses
- The ratio of Reads to Writes
- CMOS versus TTL input levels
- The operating temperature
- The V<sub>CC</sub> level
- I/O loading

Figure 2. Current Versus Cycle Time (Read)





Figure 3. Current Versus Cycle Time (Write)



#### **Table 1. Hardware Mode Selection**

#### CE WE A12-A0 Mode I/O **Notes** [1] L Н 0x0000 Read SRAM **Output Data Output Data** Read SRAM 0x1555 Output Data Read SRAM 0x0AAA 0x1FFF Read SRAM **Output Data** Read SRAM 0x10F0 Output Data 0x0F0F Nonvolatile STORE Output High Z [1] Н L Read SRAM 0x0000 **Output Data** 0x1555 Read SRAM **Output Data** Read SRAM 0x0AAA **Output Data** 0x1FFF Read SRAM **Output Data** 0x10F0 Read SRAM Output Data 0x0F0E Nonvolatile RECALL Output High Z

## **Best Practices**

nvSRAM products have been used effectively for over 15 years. While ease of use is one of the product's main system values, experience gained working with hundreds of applications has resulted in the following suggestions as best practices:

- The nonvolatile cells in an nvSRAM are programmed on the test floor during final test and quality assurance. Incoming inspection routines at customer or contract manufacturer's sites sometimes reprograms these values. Final NV patterns are typically repeating patterns of AA, 55, 00, FF, A5, or 5A. The end product's firmware should not assume that an NV array is in a set programmed state. Routines that check memory content values to determine first time system configuration,
- cold or warm boot status, and so on must always program a unique NV pattern (for example, complex 4-byte pattern of 46 E6 49 53 hex or more random bytes) as part of the final system manufacturing test to ensure these system routines work consistently.
- Power up boot firmware routines should rewrite the nvSRAM into the desired state. While the nvSRAM is shipped in a preset state, best practice is to again rewrite the nvSRAM into the desired state as a safeguard against events that might flip the bit inadvertently (program bugs, incoming inspection routines, and so on).

Note

<sup>1.</sup> The six consecutive addresses must be in the order listed. WE must be high during all six consecutive CE controlled cycles to enable a nonvolatile cycle.



## **Maximum Ratings**

Exceeding maximum ratings may shorten the useful life of the device. These user guidelines are not tested.

Power Dissipation	1.0 W
DC Output Current (1 output at a time, 1s duration)	. 15 mA

## **Operating Range**

Range	Ambient Temperature	V <sub>CC</sub>
Commercial	0 °C to +70 °C	4.5 V to 5.5 V
Industrial	–40 °C to +85 °C	4.5 V to 5.5 V

## **DC Electrical Characteristics**

Over the operating range ( $V_{CC} = 4.5 \text{ V}$  to 5.5 V)

Parameter	Description	Test Conditions		Min	Max	Unit	
I <sub>CC1</sub>	Average V <sub>CC</sub> Current	$t_{RC}$ = 25 ns $t_{RC}$ = 35 ns $t_{RC}$ = 45 ns	Commercial		90 75 65	mA mA mA	
		Dependent on output loading and cycle rate. Values obtained without output loads. $I_{OUT} = 0$ mA.	Industrial		90 75 65	mA mA mA	
I <sub>CC2</sub>	Average V <sub>CC</sub> Current during STORE	All Inputs Do Not Care, $V_{CC} = Max$ Average current for duration $t_{STORE}$			3	mA	
I <sub>CC3</sub>	Average V <sub>CC</sub> Current at t <sub>RC</sub> = 200 ns, 5 V, 25 °C Typical	$\overline{\text{WE}} \ge (\text{V}_{\text{CC}} - 0.2 \text{ V})$ . All other inputs cycling. Dependent on output loading and cycle rate. V without output loads.	/alues obtained		10	mA	
I <sub>SB1</sub> <sup>[2]</sup>	V <sub>CC</sub> Standby Current (Standby, Cycling TTL Input Levels)	$t_{RC}$ = 25 ns, $\overline{CE} \ge V_{IH}$ $t_{RC}$ = 35 ns, $\overline{CE} \ge V_{IH}$ $t_{RC}$ = 45 ns, $\overline{CE} \ge V_{IH}$	Commercial		27 23 20	mA mA mA	
			Industrial		28 24 21	mA mA mA	
I <sub>SB2</sub> <sup>[2]</sup>	V <sub>CC</sub> Standby Current	$\overline{\text{CE}} \ge (\text{V}_{\text{CC}} - 0.2 \text{ V})$ . All others $\text{V}_{\text{IN}} \le 0.2 \text{ V}$ or $\ge (\text{V}_{\text{CC}} - 0.2 \text{ V})$ . Standby current level after	Commercial		750	μА	
		nonvolatile cycle is complete. Inputs are static. f = 0 MHz.	Industrial		1500	μΑ	
I <sub>IX</sub>	Input Leakage Current	$V_{CC} = Max, V_{SS} \le V_{IN} \le V_{CC}$		-1	+1	μΑ	
I <sub>OZ</sub>	Off State Output Leakage Current	$V_{CC} = Max, V_{SS} \le V_{IN} \le V_{CC}, \overline{CE} \text{ or } \overline{OE} \ge V_{IH}$	or WE ≤ V <sub>IL</sub>	-5	+5	μА	
V <sub>IH</sub>	Input HIGH Voltage			2.2	V <sub>CC</sub> + 0.5	V	
$V_{IL}$	Input LOW Voltage			V <sub>SS</sub> - 0.5	0.8	V	
V <sub>OH</sub>	Output HIGH Voltage	I <sub>OUT</sub> = –4 mA		2.4		V	
V <sub>OL</sub>	Output LOW Voltage	I <sub>OUT</sub> = 8 mA			0.4	V	

### **Data Retention and Endurance**

Parameter	Description	Min	Unit
DATA <sub>R</sub>	Data Retention	100	Years
$NV_C$	Nonvolatile STORE Operations	1,000	K

#### Note

<sup>2.</sup>  $\overline{CE} \ge V_{IH}$  does not produce standby current levels until any nonvolatile cycle in progress has timed out.



## Capacitance

In the following table, the capacitance parameters are listed. [3]


Parameter	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz},$	8	pF
C <sub>OUT</sub>	Output Capacitance	$V_{CC} = 0 \text{ to } 3.0 \text{ V}$	7	pF

### **Thermal Resistance**

In the following table, the thermal resistance parameters are listed. [3]

Parameter	Description	Test Conditions	28-SOIC	28-CDIP	28-LCC	Unit
$\Theta_{JA}$	(Junction to Ambient)	Test conditions follow standard test methods and procedures for measuring thermal	TBD	TBD	TBD	°C/W
$\Theta_{JC}$	Thermal Resistance (Junction to Case)	impedance, per EIA / JESD51.	TBD	TBD	TBD	°C/W

Figure 4. AC Test Loads



### **AC Test Conditions**

Input Pulse Levels 0 V to 3 V	
Input Rise and Fall Times (10% to 90%) <5 ns	
Input and Output Timing Reference Levels 1.5 V	

Note
3. These parameters are guaranteed by design and are not tested.



## **AC Switching Characteristics**

### **SRAM Read Cycle**

Parameter			25 ns	ns	35 ns		45 ns		
Cypress Parameter	Alt	Description	Min	Max	Min	Max	Min	Max	Unit
t <sub>ACE</sub>	t <sub>ELQV</sub>	Chip Enable Access Time		25		35		45	ns
t <sub>RC</sub> <sup>[4]</sup>	t <sub>AVAV</sub> , t <sub>ELEH</sub>	Read Cycle Time	25		35		45		ns
t <sub>AA</sub> <sup>[5]</sup>	$t_{AVQV}$	Address Access Time		25		35		45	ns
t <sub>DOE</sub>	t <sub>GLQV</sub>	Output Enable to Data Valid		10		15		20	ns
t <sub>OHA</sub> <sup>[5]</sup>	t <sub>AXQX</sub>	Output Hold After Address Change	5		5		5		ns
t <sub>LZCE</sub> [6]	t <sub>ELQX</sub>	Chip Enable to Output Active	5		5		5		ns
t <sub>HZCE</sub> [6]	t <sub>EHQZ</sub>	Chip Disable to Output Inactive		10		13		15	ns
t <sub>LZOE</sub> [6]	t <sub>GLQX</sub>	Output Enable to Output Active	0		0		0		ns
t <sub>HZOE</sub> [6]	t <sub>GHQZ</sub>	Output Disable to Output Inactive		10		13		15	ns
t <sub>PU</sub> <sup>[3]</sup>	t <sub>ELICCH</sub>	Chip Enable to Power Active	0		0		0		ns
t <sub>PD</sub> [3]	t <sub>EHICCL</sub>	Chip Disable to Power Standby		25		35		45	ns

## **Switching Waveforms**

Figure 5. SRAM Read Cycle 1: Address Controlled  $^{[4,\,5]}$ 





Figure 6. SRAM Read Cycle 2:  $\overline{\text{CE}}$  and  $\overline{\text{OE}}$  Controlled [4]



- Notes

   4. WE must be High during SRAM Read cycles.

   5. I/O state assumes CE and OE ≤ V<sub>IL</sub> and WE ≥ V<sub>IH</sub>; device is continuously selected.

   6. Measured ±200 mV from steady state output voltage.



### **SRAM Write Cycle**

Parameter			25	25 ns		35 ns		45 ns	
Cypress Parameter	Alt	Description	Min	Max	Min	Max	Min	Max	Unit
t <sub>WC</sub>	t <sub>AVAV</sub>	Write Cycle Time	25		35		45		ns
t <sub>PWE</sub>	t <sub>WLWH</sub> , t <sub>WLEH</sub>	Write Pulse Width	20		25		30		ns
t <sub>SCE</sub>	t <sub>ELWH</sub> , t <sub>ELEH</sub>	Chip Enable To End of Write	20		25		30		ns
t <sub>SD</sub>	t <sub>DVWH</sub> , t <sub>DVEH</sub>	Data Setup to End of Write	10		12		15		ns
t <sub>HD</sub>	t <sub>WHDX</sub> , t <sub>EHDX</sub>	Data Hold After End of Write	0		0		0		ns
t <sub>AW</sub>	t <sub>AVWH</sub> , t <sub>AVEH</sub>	Address Setup to End of Write	20		25		30		ns
t <sub>SA</sub>	t <sub>AVWL</sub> , t <sub>AVEL</sub>	Address Setup to Start of Write	0		0		0		ns
t <sub>HA</sub>	t <sub>WHAX</sub> , t <sub>EHAX</sub>	Address Hold After End of Write	0		0		0		ns
t <sub>HZWE</sub> [6,7]	$t_{WLQZ}$	Write Enable to Output Disable		10		13		15	ns
t <sub>LZWE</sub> [6]	t <sub>WHQX</sub>	Output Active After End of Write	5		5		5		ns

## **Switching Waveforms**

Figure 7. SRAM Write Cycle 1: WE Controlled [7, 8]





Figure 8. SRAM Write Cycle 2:  $\overline{\text{CE}}$  and  $\overline{\text{OE}}$  Controlled [7, 8]



- If WE is Low when CE goes Low, the outputs remain in the high impedance state.
   CE or WE must be greater than V<sub>IH</sub> during address transitions.




**AutoStore INHIBIT or Power Up RECALL** 

Parameter	Alt	Description	STK1	Unit	
Farailletei		Description	Min	Max	Offic
t <sub>HRECALL</sub> [9]	t <sub>RESTORE</sub>	Power up RECALL Duration		550	μS
t <sub>STORE</sub>	t <sub>HLHZ</sub>	STORE Cycle Duration		10	ms
V <sub>SWITCH</sub>		Low Voltage Trigger Level	4.0	4.5	V
V <sub>RESET</sub>		Low Voltage Reset Level		3.6	V

## **Switching Waveform**

Figure 9. AutoStore INHIBIT/Power Up RECALL



#### Note

<sup>9.</sup>  $t_{HRECALL}$  starts from the time  $V_{CC}$  rises above  $V_{SWITCH}$ .




## **Software Controlled STORE/RECALL Cycle**

The software controlled STORE/RECALL cycle follows. [10, 11]

Parameter	Alt	Description	25 ns		35 ns		45 ns		Unit
raiailletei		Description	Min	Max	Min	Max	Min	Max	Oilit
t <sub>RC</sub>	t <sub>AVAV</sub>	STORE/RECALL Initiation Cycle Time	25		35		45		ns
t <sub>SA</sub> <sup>[10]</sup>	t <sub>AVEL</sub>	Address Setup Time	0		0		0		ns
t <sub>CW</sub> <sup>[10]</sup>	t <sub>ELEH</sub>	Clock Pulse Width	20		25		30		ns
t <sub>HACE</sub> <sup>[10]</sup>	t <sub>ELAX</sub>	Address Hold Time	20		20		20		ns
t <sub>RECALL</sub> [10]		RECALL Duration		20		20		20	μS

## **Switching Waveform**

Figure 10. CE Controlled Software STORE/RECALL Cycle [11]




<sup>10.</sup> The software sequence is clocked on the falling edge of  $\overline{\text{CE}}$  without involving  $\overline{\text{OE}}$  (double clocking aborts the sequence).

<sup>11.</sup> The six consecutive addresses must be read in the order listed in Table 1 on page 5. WE must be HIGH during all six consecutive cycles.



## **Part Numbering Nomenclature**





## **Ordering Information**

These parts are not recommended for new designs. They are in production to support ongoing production programs only.

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
35	STK11C68-C35I	001-51695	28-Pin CDIP (300 mil)	Industrial
45	STK11C68-SF45TR	51-85058	28-Pin SOIC (330 mil)	
	STK11C68-SF45	51-85058	28-Pin SOIC (330 mil)	
	STK11C68-SF45ITR	51-85058	28-Pin SOIC (330 mil)	
	STK11C68-SF45I	51-85058	28-Pin SOIC (330 mil)	


All parts are Pb-free. The above table contains Final information. Contact your local Cypress sales representative for availability of these parts



## **Package Diagrams**


Figure 11. 28-Pin (330 Mil) SOIC (51-85058)

CURRENT SOIC 28.330 WITH WIDE BODY



DIMENSIONS IN INCHES[MM] MIN. MAX. PACKAGE WEIGHT 0.79gms


PART #					
S28.33 STANDARD PKG.					
SZ28.33	LEAD FREE PKG.				







## Package Diagrams (continued)

Figure 12. 28-Pin (300 Mil) Side Braze DIL (001-51695)







- 1. ALL DIMENSIONS ARE IN MILLIMETERS AND INCHS [MIN/MAX]
- 2. PACKAGE WEIGHT : TBD
- 3. JEDEC REFERENCE : MO-058

001-51695 \*A



## **Acronyms**

Acronym	m Description		
CE	chip enable		
CMOS	complementary metal oxide semiconductor		
EIA	electronic industries alliance		
I/O	input/output		
nvSRAM	non-volatile static random access memory		
ŌĒ	output enable		
RoHS	restriction of hazardous substances		
SRAM	static random access memory		
WE	write enable		

## **Document Conventions**

## **Units of Measure**

Symbol	Unit of Measure		
°C	degree Celsius		
Hz	hertz		
kHz	kilohertz		
kΩ	kilo-ohm		
MHz	megahertz		
μΑ	microampere		
μF	microfarad		
μS	microsecond		
mA	milliampere		
ms	millisecond		
ns	nanosecond		
Ω	ohm		
%	percent		
pF	picofarad		
V	volt		
W	watt		



## **Document History Page**

Document Title: STK11C68 64-Kbit (8 K × 8) SoftStore nvSRAM Document Number: 001-50638					
Revision	ECN	Orig. of Change	Submission Date	Description of Change	
**	2625084	GVCH/PYRS	01/30/2009	New data sheet	
*A	2826441	GVCH	12/11/2009	Added following text in the Ordering Information section: "These parts are not recommended for new designs. In production to support ongoing production programs only."  Added watermark in PDF stating "Not recommended for new designs. In production to support ongoing production programs only."  Added Contents on page 2.	
*B	2902591	GVCH	04/05/2010	Removed inactive parts from Ordering Information. Updated Package Diagrams.	
*C	3052511	GVCH	10/08/2010	Removed the following inactive parts from the Ordering Information table: STK11C68-L35, STK11C68-L35I, STK11C68-L45, STK11C68-L45I, STK11C68-SF25I, STK11C68-SF25ITR, STK11C68-SF25TR Removed the 28-pin LCC package diagram	
*D	3527653	GVCH	02/20/2012	Package Diagrams: Updated 28-Pin (330 Mil) SOIC package diagram	



## Sales, Solutions, and Legal Information

#### **Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### **Products**

Automotive cypress.com/go/automotive
Clocks & Buffers cypress.com/go/clocks
Interface cypress.com/go/interface
Lighting & Power Control cypress.com/go/powerpsoc
cypress.com/go/plc

cypress.com/go/plc
Memory cypress.com/go/memory
Optical & Image Sensing cypress.com/go/image
PSoC cypress.com/go/psoc
Touch Sensing cypress.com/go/touch
USB Controllers cypress.com/go/USB
Wireless/RF cypress.com/go/wireless

#### **PSoC Solutions**

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2009-2012. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant on an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.