Ordering number: EN # 5024

Thick Film Hybrid IC



Preliminary

Overview

The STK311-050 is an RDS/RBDS demodulator hybrid IC for the Radio Data System (RDS) and the Radio Broadcast Data System (RBDS), or multiplexed FM broadcasting of various kinds of data, specified by the European Broadcasting Union (EBU) and US National Radio System Committee (NRSC), respectively. It demodulates the multiplexed data modulating signal to recover the RDS/RBDS signal and performs synchronization, error detection and error correction. Further, low-profile packaging is realized using Sanyo's insulated metal substrate technology (IMST) for the base, SC system and photoresist technologies and folded board construction.

Applications

- Car stereos
- Home stereos

Features

- 57kHz BPF built-in for adjustment-free operation
- 4MHz ceramic oscillator element built-in
- Few external components required for a complete RDS/RBDS data demodulation system
- ARI-SK/DK decoder built-in

Specifications

Maximum Ratings at $Ta = 25^{\circ}C$

Parameter	Symbol	Ratings	Unit
Maximum supply voltage	V _{CC} max	6.3	v
Operating temperature	Topr	-30 to +85	°C
Storage temperature	Tstg	-40 to +100	°C

Recommended Operating Voltages at Ta = 25°C

Parameter	Symbol	Ratings	Unit
Supply voltage	V _{cc}	5	V
Operating supply voltage range	V _{CCOP}	4.7 to 5.5	٧

Package Dimensions

unit: mm

4132A



SANYO Electric Co., Ltd. Semiconductor Business Headquarters TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110 JAPAN

11896HÅ (ID) No. 5024-1/8

Operating Characteristics at Ta = 25° C, V_{CC} = 5V

Parameter	Symbol	Conditions	min	typ	max	Unit
Quiescent current	lcco		-	26	38	mA
Band-pass filter gain	VG _{BPF}	f = 57kHz	9	12.5	17	dB
		f = 60kHz (57kHz = 0dB)	6	-2.5	0	dB
Band-pass filter selectivity		f = 54kHz (57kHz = 0dB)	6	-3.5	0	dB
		f = 38kHz (57kHz = 0dB)	-	-39	_33	dB
PLL capture range CR		5mVrms, CW input	_	0.5 +1.1	_	%
RDS/RBDS detector sensitivity		Pin 12 low, input on pin 4		0.4	1.0	mVrms
SK detector sensitivity		Pin 11 low, input on pin 4	_	1.0	2.0	mVrms
DK detector sensitivity		Pin 10 low, input on pin 4		1.9	2.9	mVrms
		Pin 12 low, (ARI+RDS/RBDS) signal maximum input on pin 4	30	50	_	mVrms
RDS/RBDS input dynamic range		RDS/RBDS data demodulated correctly, RDS/RBDS signal maximum input on pin 4	250	-	-	mVrms
DK input dynamic range		Pin 10 low, ARI signal maximum input on pin 4	75	100	-	mVrms
VCO free-running frequency	fosc		453	456	459	kHz
High level output voltage		I _{OH} =50μΑ ^{*1}	V _{CC} - 1.2	_	-	V
Light lever orthat volrage	Мон	$I_{OH} = -10 \mu A^{1}$	V _{CC} - 0.5	1	-	V
	V _{OL}	l _{OL} = 10mA ^{*2}	-		1.5	V
Low level output voltage		1 _{OL} = 1.8mA ^{*2}	-	-	0.4	V
Ceramic oscillator stabilization time	t _{CFS}	See Figure 1.	_	_	10	ms
Reset time	t _{RST}			See Figure 2.		

1. DATA START, DATA OUT, CLOCK OUT 2. RECEIVE, CORRECTION, ERROR, DATA START, DATA OUT, CLOCK OUT



Output Signal Settings

CLK OUT and DATA START output signals can be set as shown in the following table.

Setting ^{*1}	CLK OUT polarity	DATA START output

1	Falling edge	Each block
2	Falling edge	Second block only
3	Rising edge	Each block
4	Rising edge	Second block only

*1. Setting 1 is the default setting.

No. 5024-2/8





No. 5024-3/8



Sample System Configuration



4

No. 5024---4/8

Pin Functions

•

ſ	Pin No.	Pin name	······································	Function		
Ì	1	OSC	VCO ceramic oscillator pin (456kHz)			
Ī	2	V _{cc}	Supply pin: LA2232 and LC7074 posit	ive supply		
ľ	3	AG	Ground pin: LA2232 analog ground			
	4	INPUT	Input pin			
Ī	5	MONI	BPF (for adjustment) monitor output			
	9	ID-ADJ	SK detector sensitivity adjustment pin	elector sensitivity adjustment pin		
	10	DK-ID	DK signal detector indicator output. Low-level output when an DK signal is	nal detector indicator output. vel output when an DK signal is detected, and high-level when not detected. nal detector indicator output. vel output when an SK signal is detected, and high-level when not detected. RBDS signal detector indicator output. vel output when an RDS/RBDS signal is detected, and high-level when not detected.		
	11	SK-ID	SK signal detector indicator output. Low-level output when an SK signal is			
	12	RDS/RBDS-ID	RDS/RBDS signal detector indicator of Low-level output when an RDS/RBDS			
	13	DG	Ground pin: LC7074 digital ground			
	14	RESET		Reset input. Reset restart occurs when held low for ≥ 4 cycles. Schmitt-trigger input. Pull-up resistor built-in.		
	15	CORR. SEL	AD4315	Error correction selection input. This pin selects whether the IC corrects errors in the RDS demodulated data. Input = 0: No correction performed. Input = 1: Error correction performed. In modes where error correction is enabled, up to five error bits are corrected for distances of 5 bits or less.		
	16	DATA START		Serial data output block data start signal (D.S. CONTROL) input to control the output waveform. Pull-up MOS transistor (CMOS) output.		
·	17	Data out		Serial data output. Pull-up MOS transistor (CMOS) output.		
	18	CLK OUT		Clock output. Pull-up MOS transistor (CMOS) output.		
	19	OSC CHK	OSC1 oscillation frequency check pir	r	1	

· •

No. 5024-5/8

STK311-050 RDS/RBDS Demodulator Data (LA2232 Output) and LC7074 Output Data Relationship Correctable Non-correctable errors errors RDS/RBDS demodulator data Block 2 Block 3 Block 1 Block 4 Block 1 Output data Data Data Data Data Block 1 Block 2 Block 3 Block 4 DATA START

The LC7074 serial data output is delayed by 1 block from the data received from the LA2232.

Figure 3. Demodulator data and output data relationship

Bit	Function					
S	Start bit (normally "0")					
Е	Error flag	Parameter	E	F		
		No errors	0	0		
		Errors corrected	0	1		
F	Correction flag	Non-correctable errors	1	1		
		Note: When CORR. SEL is high.				
OE	Offset E	Offset E				
OF	Offset F (normally "0	Offset F (normally "0", for future expansion)				
A/B	Group type version 0: Version A 1: Version B					
B1, B0	Block number	00: Block 1 01: Block 2 10: Block 3 11: Block 4	-			
D15 to D0	RDS/RBDS data					

Serial Data Output Format and Timing



1.12

A04321

Control Input CORR. SEL Read Timing

Normally, this pin is checked for its state. However, error correction can be enabled/disabled at any time.

During Sync Detection

CORR. SEL is read for every bit of demodulator data from the RDS/RBDS demodulator IC (indicated by \downarrow), and is read into the LSI when 4 consecutive, matching states occur.



Figure 5. CORR.SEL read timing during sync detection

After Sync Detection

CORR. SEL is read for the head of each block of demodulator data from the RDS/RDBS demodulator IC (indicated by \downarrow), and is read into the LSI when 4 consecutive, matching states occur.



A04324

No. 5024-7/8



No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.

Anyone purchasing any products described or contained herein for an above-mentioned use shall:

① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated

1.57

- with such use:
- Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees, jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of January, 1996. Specifications and information herein are subject to change without notice.

No. 5024-8/8