


N - CHANNEL ENHANCEMENT MODE POWER MOS TRANSISTOR IN DIE FORM

- DIE SIZE: 156 x 156 mils
- METALLIZATION:
 - Top Al
 - Back Au/Cr/Ni/Au
- BACKSIDE THICKNESS: 6100 Å
- DIE THICKNESS: 16 ± 2 mils
- PASSIVATION: P-Vapox
- BONDING PAD SIZE:
 - Source 40 x 34 mils
 - Gate 15 x 19 mils
- RECOMMENDED WIRE BONDING:
 - Source Al - max 10 mils
 - Gate Al - max 7 mils


SCHEMATIC DIAGRAM



V_{DSS}	$R_{DS(on)}$	I_D^*
200 V	0.4 Ω	9.5 A

N-channel enhancement mode POWER MOS field effect transistor. Easy drive and very fast switching times make this POWER MOS ideal for high speed switching applications.

Die geometry



* With R_{thj-c} max. 1.67°C/W

GUARANTEED PROBED ELECTRICAL CHARACTERISTICS (T_j = 25°C, Note 1)

Parameters		Test Conditions	Min.	Typ.	Max.	Unit
V _{(BR) DSS}	Drain-source breakdown voltage	I _D = 250 μA V _{GS} = 0	200			V
I _{DSS}	Zero gate voltage drain current	V _{DS} = Max Rating V _{DS} = Max Rating × 0.8 T _j = 125°C			250 1000	μA μA
I _{GSS}	Gate-body leakage current	V _{GS} = ± 20 V			100	nA
V _{GS (th)}	Gate threshold voltage	V _{DS} = V _{GS} I _D = 1 mA	2.1		4	V
R _{DS (on)}	Static drain-source on resistance	V _{GS} = 10 V I _D = 1 A			0.4	Ω

- NOTES: 1 - Due to probe testing limitations dc parameters only are tested. They are measured using pulse techniques: pulse width < 300 μs, duty cycle < 2%
- 2 - For detailed device characteristics please refer to the discrete device datasheet